

#### 专业PCB打样工 24小时加急出货

XBERT Device **Bit Error Rate Generator Receiver** TXC-06125

### DATA SHEET

### **FEATURES**

- · Bit-serial, nibble-parallel, and byte-parallel interface capability, selectable via control bits
- Transmit and receive clock rate: 100 Hz to 78 MHz for serial, nibble, byte I/O (all telecom rates up to OC-12/STM-4)
- Test patterns at up to 622 Mbit/s using byteparallel interface and some external circuitry
- 2<sup>15</sup> 1, 2<sup>20</sup> 1, 2<sup>20</sup> 1 QRSS and 2<sup>23</sup> 1 pseudo-random generators and detectors
- · Fixed word test generator and detector
  - All ones
  - All zeros
  - Alternate 1/0 pattern
  - Alternate 11/00 pattern
- Microprocessor-programmable test word generator and detector (1 to 4 bytes)
- Error generators (single, or 10<sup>-3</sup> and 10<sup>-6</sup> BER)
- · Bit error counter and clock counter (24 bits each)
- 44-pin plastic leaded chip carrier

#### DESCRIPTION =

The Bit Error Rate Generator/Receiver (XBERT) VLSI device is a microprocessor-programmable multi-rate test pattern generator and receiver on a single chip. It is used for testing the performance of digital communication circuits and communication links. It provides a bitserial, nibble-parallel or byte-parallel interface, and is capable of operating in a burst data mode by using external signals to enable/disable the transmit and receive clocks. The XBERT generates and analyzes pseudo-random patterns, fixed words, or programmable words. Four pseudo-random test patterns are provided:  $2^{15}$  - 1,  $2^{20}$  - 1,  $2^{20}$  - 1 with zero suppression (Quasi-Random Signal Source, not available in byte-parallel mode), and 2<sup>23</sup> - 1. The fixed word mode generates and analyzes all zeros, all ones, alternate one/zero pattern or a double alternate one/zero (1100) pattern. The programmable mode allows a choice of one to four bytes written by the microprocessor.

### APPLICATIONS ≡

- W.DZSC.COM Transmission and switching systems
- Data communications
- Test equipment
- Remote testing and fault isolation
- Embedded test for proprietary framing algorithms
- Embedded test for secure lines

| +5V –<br>Receive<br>Serial/Nibble/Byte<br>Data, Clock &<br>Enable Signal<br>Transmit Clock &<br>Enable Signal<br>Transmit<br>Serial/Nibble/Byte<br>Data & Clock | XBERT<br>Bit Error Rate<br>Generator/Receiver<br>TXC-06125 | WWW.0ZSC.COM   |
|---|--|--|
| Covright © 1995 TranSwitch Corporation.<br>TXC, TranSwitch and XBERT are registered<br>trademarks of TranSwitch Corporation.                                    | interface  | Document Number:<br>TXC-06125-MB<br>Ed. 3, August 1995 |

Shelton



### TABLE OF CONTENTS

| 3    |
|------|
| 3    |
| 5    |
| 5    |
| 9    |
| 9    |
| 9    |
| 11   |
| 12   |
| 0-21 |
| 20   |
| 20   |
| 22   |
| 23   |
| 26   |
| 27   |
| 27   |
| 28   |
| 29   |
| 33   |
|      |

### LIST OF FIGURES

| Figure 1.  | XBERT TXC-06125 Block Diagram                      | 3  |
|------------|--|----|
| Figure 2.  | XBERT TXC-06125 Pin Diagram                        | 5  |
| Figure 3.  | Power Dissipation as a Function of Frequency       | 10 |
| Figure 4.  | Receive Serial Interface Timing                    | 12 |
| Figure 5.  | Receive Nibble Interface Timing                    | 13 |
| Figure 6.  | Receive Byte Interface Timing                      | 14 |
| Figure 7.  | Transmit Serial Interface Timing                   | 15 |
| Figure 8.  | Transmit Nibble Interface Timing                   | 16 |
| Figure 9.  | Transmit Byte Interface Timing                     | 17 |
| Figure 10. | Microprocessor Read Timing                         | 18 |
| Figure 11. | Microprocessor Write Timing                        | 19 |
| Figure 12. | Recommended Decoupling of Power Supply Pins        | 20 |
| Figure 13. | Protection of XBERT from Read/Write Signals        |    |
|            | Intended for other Devices                         | 21 |
| Figure 14. | XBERT TXC-06125 44-Pin Plastic Leaded Chip Carrier | 26 |



### **BLOCK DIAGRAM**



Figure 1. XBERT TXC-06125 Block Diagram

### **BLOCK DIAGRAM DESCRIPTION**

Figure 1 is a simplified block diagram of the XBERT. The Input Block accepts bit-serial (RXSD), nibble-parallel (RXD3-RXD0) or byte-parallel (RXD7-RXD0) data, one of which is selected by writing control bits in the memory map. Incoming data is clocked into the XBERT on positive transitions of the clock signal (RXCK). An input for a receive enable signal (RXCKEN) is provided. A low on this signal lead disables the input clock from clock-ing in data and permits operation in burst mode.

The test pattern, which is common to both the receiver and transmitter, is selected by writing control bits in the memory map. Each of the test pattern detectors is equipped with a pattern generator and comparator. The comparison between the incoming data and the pattern generator is enabled after frame alignment takes place, or when the receive start of the pseudo-random feature (RSPF) is used.

For a 1100 test pattern, a simplified view of the frame alignment (after two consecutive pattern matches), error detection, and loss of frame alignment (after three consecutive pattern match failures) is shown below:

|                         | start | "in frame" detected |      |        |         | LOF<br>detected |
|-------------------------|-------|---------------------|------|--------|---------|-----------------|
| Count good/bad patterns | 1     | 2                   |      | •      | 1   2   | 3               |
| Received signal         | 11001 | 10011001            | 1001 | 100100 | 0011101 | 1011100         |
| Local generated signal  | 11001 | 10011001            | 1001 | 100110 | 0011001 | 100             |
| Detected errors         | 00000 | 0000000000000       | 000  | 00001  | 0000100 | 001             |

Running counts of the numbers of bit errors and clock cycles are maintained in two 24-bit counters. Bit error rate performance is determined by having the microprocessor read the counters on a scheduled basis and compute the ratio as an error rate, making due allowance for bit/clock ratios of 4 in nibble-parallel operation and 8 in byte-parallel operation. The clock counter operates regardless of frame alignment status. Both counters should be read together, and at intervals of less than the roll-over interval of the clock counter (about 16 million clock cycles). When XBERT is "in frame", errors are detected one event later. No bit errors are detected after a loss of frame condition occurs.

The transmit clock signal (TXCK) provides the time base for transmitter operation. An input transmit enable signal (TXCKEN) is provided. A low disables the input clock (TXCK) from clocking out data and permits operation in burst mode. This feature is provided for applications where a gapped clock signal is required to prevent the transmitter from clocking out test pattern data.

The interface selection is common to both the receiver and transmitter. The transmit clock signal (TXCK) is used to derive the TXSC, TXNC and the TXBC clock signals. Bit-serial, nibble-parallel and byte-parallel data are clocked out of the XBERT on the falling edges of TXSC, TXNC and TXBC respectively.

For framer applications, a transmit start of pseudo-random pattern framing pulse ( $\overline{\text{TSPF}}$ ) is used to preset the transmit pseudo-random generators' shift registers to ones. This feature permits the XBERT to start the pseudo-random pattern immediately with a fixed relationship to the start of a frame.

For framer applications, a receive start of pseudo-random pattern framing pulse ( $\overline{RSPF}$ ) disables the frame alignment circuits in the pseudo-random pattern detectors and presets the pseudo-random generators' shift registers to ones, which will result in an immediate "in frame" condition. Used in conjunction with the transmit start of pseudo-random pattern pulse, this feature permits the XBERT to start a search immediately for bit errors in the receive data. A software reset is required to enable the frame alignment circuitry in the pseudo-random detectors for normal operation.

The microprocessor interface consists of four address bits (A3-A0), eight bidirectional data bus bits (D7-D0), chip select ( $\overline{CS}$ ), and the read ( $\overline{RD}$ ) and write ( $\overline{WR}$ ) signal inputs. A Transmit-to-Receive (TR) loopback feature is provided for self-testing the XBERT device.



XBERT TXC-06125

### **PIN DIAGRAM**





#### **PIN DESCRIPTIONS**

#### POWER SUPPLY AND GROUND

| Symbol | Pin No.          | I/O/P* | Туре                                  | Name/Function |  |  |
|--------|------------------|--------|---------------------------------------|---------------|--|--|
| VDD    | 1, 23            | Р      | V <sub>DD</sub> : +5 volt supply, ±5% |               |  |  |
| GND    | 12, 22<br>29, 34 | Р      | Ground: Zero volt reference level.    |               |  |  |

\*Note: I = Input; O = Output; P = Power



#### **RECEIVE INTERFACE**

| Symbol    | Pin No. | I/O/P | Туре* | Name/Function   |  |  |
|-----------|---------|-------|-------|---|--|--|
| RXCK      | 2       | I     | ТТЦр  | <b>Receive Clock:</b> Bit-serial, nibble-parallel, and byte-parallel receive data is clocked into the XBERT on the rising edge of this clock. This clock is used as the time base for all receive functions. It may be gapped to accommodate overhead bit times. Loss of this clock causes the XBERT receiver to become inoperative. See Note 1.  |  |  |
| RXCKEN    | 3       | I     | TTLp  | <b>Receive Clock Enable:</b> A high enables the receive clock for clocking data into the XBERT. A low disables the clock from clocking in receive bit-serial, nibble-paral lel, or byte-parallel data. See Note 1.  |  |  |
| RXSD/RXD0 | 4       | I     | TTLp  | Receive Bit-Serial Data/Receive Nibble- or Byte-<br>Parallel Data, Bit 0: This is the input pin for receive bit-<br>serial data. It is also used as the least significant bit (bit<br>0) input pin for receive nibble- or byte-parallel data.   |  |  |
| RXD1      | 5       | I     | TTLp  | Receive Nibble- or Byte-Parallel Data, Bit 1.   |  |  |
| RXD2      | 6       | I     | TTLp  | Receive Nibble- or Byte-Parallel Data, Bit 2.   |  |  |
| RXD3      | 7       | I     | TTLp  | <b>Receive Nibble- or Byte-Parallel Data, Bit 3:</b> This is the input pin for the most significant bit (bit 3) for the receive nibble-parallel interface.  |  |  |
| RXD4      | 8       | I     | TTLp  | Receive Byte-Parallel Data, Bit 4.  |  |  |
| RXD5      | 9       | I     | TTLp  | Receive Byte-Parallel Data, Bit 5.  |  |  |
| RXD6      | 10      | I     | TTLp  | Receive Byte-Parallel Data, Bit 6.  |  |  |
| RXD7      | 11      | I     | TTLp  | <b>Receive Byte-Parallel Data, Bit 7:</b> This is the input pin for the most significant bit (bit 7) for the receive byte-parallel interface.   |  |  |
| RSPF      | 20      | I     | ТТЦр  | <b>Receive Start of Pseudo-random Pattern Framing:</b><br>An active low enables the PRBS detector to search for<br>an all ones pattern, defining the start of PRBS pattern<br>detection. The first receive pulse sequence (all ones)<br>disables the loss of frame alignment circuit and enables<br>the bit error counter and clock cycle counter. RXCKEN<br>must be enabled before RSPF is clocked in. Once<br>enabled, this feature can only be disabled by a reset.<br>This pin is inoperative for fixed or programmable word<br>patterns. |  |  |

\* See Input, Output and I/O Parameters section for Type definitions.

Note 1: Use of a gapped Receive Clock input (RXCK) or the Receive Clock Enable (RXCKEN) input to disable clocking in of Receive Data for defined time intervals is subject to restrictions. Please contact TranSwitch Applications Engineering for additional technical information relevant to applications employing these capabilities.



### TRANSMIT INTERFACE

| Symbol                 | Pin No. | I/O/P | Туре   | Name/Function   |  |  |
|------------------------|---------|-------|--------|---|--|--|
| ТХСК                   | 24      | I     | TTLp   | <b>Transmit Clock:</b> An input clock used as the time base<br>for generating the test patterns and for sourcing bit-<br>serial, nibble-parallel, and byte-parallel transmit data ou<br>of the XBERT. This clock may be gapped to accommo-<br>date overhead bit times, as required. Loss of this clock<br>causes the XBERT transmitter to become inoperative.   |  |  |
| TXCKEN                 | 25      | I     | TTLp   | Transmit Clock Enable: A high enables the transmit<br>clock (TXCK) for clocking data out of the XBERT. A low<br>disables the clock from clocking out transmit bit-serial,<br>nibble-parallel, or byte-parallel data.  |  |  |
| TXSC/<br>TXNC/<br>TXBC | 26      | 0     | TTL8mA | Transmit Serial/Nibble/Byte Clock: This clock is<br>derived from the transmit clock signal (TXCK), and is<br>used for clocking out data from the XBERT. Data is<br>clocked out of the XBERT on the falling edge of this<br>clock. This clock will have gapped periods correspon<br>ing to the times when the transmit enable signal<br>(TXCKEN) is low.   |  |  |
| TXSD/TXD0              | 27      | 0     | TTL8mA | Transmit Bit-Serial Data/Transmit Nibble- or Byte<br>Parallel Data, Bit 0: This is the output pin for transmit<br>bit-serial data. It is also used as the least significant<br>(bit 0) output pin for transmit nibble- or byte-parallel of<br>This bit is the least significant bit and the last bit cloo<br>out for transmit nibble- or byte-parallel data.  |  |  |
| TXD1                   | 28      | 0     | TTL8mA | Transmit Nibble- or Byte-Parallel Data, Bit 1.  |  |  |
| TXD2                   | 30      | 0     | TTL8mA | Transmit Nibble- or Byte-Parallel Data, Bit 2.  |  |  |
| TXD3                   | 31      | 0     | TTL8mA | <b>Transmit Nibble- or Byte-Parallel Data, Bit 3:</b> This is the output pin for the most significant bit (bit 3) for the transmit nibble-parallel interface.   |  |  |
| TXD4                   | 32      | 0     | TTL8mA | Transmit Byte-Parallel Data, Bit 4.   |  |  |
| TXD5                   | 33      | 0     | TTL8mA | Transmit Byte-Parallel Data, Bit 5.   |  |  |
| TXD6                   | 35      | 0     | TTL8mA | Transmit Byte-Parallel Data, Bit 6.   |  |  |
| TXD7                   | 36      | 0     | TTL8mA | <b>Transmit Byte-Parallel Data, Bit 7.</b> This is the output pin for the most significant bit (bit 7) for the transmit byte-parallel interface.  |  |  |
| TSPF                   | 21      | I     | TTLp   | Transmit Start of Pseudo-random Pattern Framing:<br>An active low pulse causes the XBERT to reset to the<br>beginning of the PRBS pattern. The starting pulse<br>sequence is an all ones pattern, which defines the start<br>of the transmitted PRBS test pattern. If the transmit clock<br>enable signal (TXCKEN) is high when TSPF is clocked<br>in on the positive edge of the clock, the generator trans-<br>mits the start of the pseudo-random test pattern one and<br>one half clock cycles later (on a negative clock transi-<br>tion). This pin is inoperative for fixed or programmable<br>word patterns. |  |  |



### MICROPROCESSOR INTERFACE

| Symbol | Pin No. | I/O/P | Туре   | Name/Function   |  |  |
|--------|---------|-------|--------|---|--|--|
| D(7-0) | 44-37   | I/O   | TTL8mA | TTL8mA <b>Data Bus:</b> Used for programming and reading the registers which reside in the XBERT. The most significant is D7. High is logic 1.  |  |  |
| CS     | 17      | I     | TTLp   | Chip Select: A low enables data transfers between th microprocessor and the XBERT memory map during a read/write bus cycle.   |  |  |
| RD     | 18      | I     | ТТЦр   | <b>Read Data:</b> An active low signal generated by the mic<br>processor for reading the registers which reside in the<br>memory map. The XBERT memory I/O is selected by<br>placing a low on the chip select lead. |  |  |
| WR     | 19      | I     | TTLp   | Write Data: An active low signal generated by the micro-<br>processor for writing to the registers which reside in the<br>memory map. The XBERT memory I/O is selected by<br>placing a low on the chip select lead. |  |  |
| A(3-0) | 16-13   | I     | TTLp   | <b>Address Lines:</b> The four address lines are used to select an XBERT register location. A7 is the most significant bit. High is logic 1.  |  |  |



### **ABSOLUTE MAXIMUM RATINGS**

| Parameter                      | Symbol          | Min* | Max*                  | Unit |
|--------------------------------|-----------------|------|-----------------------|------|
| Supply voltage                 | V <sub>DD</sub> | -0.3 | 7.0                   | V    |
| DC input voltage               | V <sub>IN</sub> | -0.5 | V <sub>DD</sub> + 0.5 | V    |
| Continuous power dissipation   | P <sub>C</sub>  |      | **                    | mW   |
| Ambient operating temperature  | T <sub>A</sub>  | **   | **                    | °C   |
| Operating junction temperature | TJ              |      | 125                   | О°   |
| Storage temperature range      | Τ <sub>S</sub>  | -55  | 125                   | °C   |

\*Operating conditions exceeding those listed in Absolute Maximum Ratings may cause permanent failure. Exposure to absolute maximum ratings for extended periods may impair device reliability.

\*\*The minimum and maximum allowable ambient operating temperatures, and the maximum power dissipation, will be dependent on the total thermal analysis.

### THERMAL CHARACTERISTICS

| Parameter                                   | Min | Тур | Max  | Unit | Test Conditions         |
|---|-----|-----|------|------|-------------------------|
| Thermal resistance -<br>junction to ambient |     |     | 68   | °C/W | 0 ft/min linear airflow |
| Thermal resistance -<br>junction to case    |     |     | 13.4 | °C/W | 0 ft/min linear airflow |

#### **POWER REQUIREMENTS**

| Parameter       | Min  | Тур | Max  | Unit | Test Conditions  |
|-----------------|------|-----|------|------|------------------|
| V <sub>DD</sub> | 4.75 | 5.0 | 5.25 | V    |                  |
| I <sub>DD</sub> |      |     | *    | mA   |                  |
| P <sub>DD</sub> |      |     | *    | mW   | Inputs switching |

\*Power dissipation is application specific and depends on the operating frequency, as shown in Figure 3.



#### Figure 3. Power Dissipation As A Function of Frequency

For operation of the XBERT device in still air without a heat sink, the safe operating regions are defined by the equation:  $T_{JMAX} = T_A + [(68^{\circ}C/W) \times (Pd)] = 125^{\circ}C$ 





**Region 2 =** XBERT may be used in a maximum ambient temperature of  $T_A = 70^{\circ}C$  for TXCK and RXCK clock frequencies 35 MHz  $\leq$  f  $\leq$  45 MHz. This yields a maximum bit rate of 8 x 45 = 360 Mbit/sec.

**Note:** Combinations of frequency and ambient temperature beyond the safe operating regions require additional heat dissipation methods (the maximum power is 1.38 watts at 622/8 = 78 MHz). A TranSwitch Application Note entitled "Designing with TranSwitch XBERT Devices for Byte Interface at the OC-12 Rate", document number TXC-06125-AN1, provides guidance on circuit and heat sink requirements for operation of XBERT at 622 Mbit/s.



### **INPUT, OUTPUT AND I/O PARAMETERS**

#### INPUT PARAMETERS FOR TTLp

| Parameter             | Min | Тур   | Max | Unit | Test Conditions                             |
|-----------------------|-----|-------|-----|------|---|
| V <sub>IH</sub>       | 2.0 |       |     | V    | 4.75 <u>≤</u> V <sub>DD</sub> <u>≤</u> 5.25 |
| V <sub>IL</sub>       |     |       | 0.8 | V    | 4.75 ≤V <sub>DD</sub> ≤ 5.25                |
| Input leakage current |     | -70.0 |     | μA   | V <sub>DD</sub> = 5.25                      |
| Input capacitance     |     | 3.8   |     | pF   |   |

Note: Input has a 72k (nominal) internal pullup resistor.

#### **OUTPUT PARAMETERS FOR TTL8mA**

| Parameter         | Min | Тур | Max  | Unit | Test Conditions                                |
|-------------------|-----|-----|------|------|--|
| V <sub>OH</sub>   | 3.7 |     |      | V    | V <sub>DD</sub> = 4.75; I <sub>OH</sub> = -8.0 |
| V <sub>OL</sub>   |     |     | 0.5  | V    | V <sub>DD</sub> = 4.75; I <sub>OL</sub> = 8.0  |
| I <sub>OL</sub>   |     |     | 8.0  | mA   |  |
| I <sub>OH</sub>   |     |     | -8.0 | mA   |  |
| t <sub>RISE</sub> | 1.0 | 2.7 | 5.7  | ns   | C <sub>LOAD</sub> = 15 pF                      |
| t <sub>FALL</sub> | 2.7 | 6.1 | 11.7 | ns   | C <sub>LOAD</sub> = 15 pF                      |

#### **INPUT/OUTPUT PARAMETERS FOR TTL8mA**

| Parameter             | Min | Тур   | Max  | Unit | Test Conditions                                |
|-----------------------|-----|-------|------|------|--|
| V <sub>IH</sub>       | 2.0 |       |      | V    | 4.75 ≤V <sub>DD</sub> ≤ 5.25                   |
| V <sub>IL</sub>       |     |       | 0.8  | V    | 4.75 ≤V <sub>DD</sub> ≤ 5.25                   |
| Input leakage current |     | -70.0 |      | μA   | V <sub>DD</sub> = 5.25                         |
| Input capacitance     |     | 7.1   |      | pF   |  |
| V <sub>OH</sub>       | 3.7 |       |      | V    | V <sub>DD</sub> = 4.75; I <sub>OH</sub> = -8.0 |
| V <sub>OL</sub>       |     |       | 0.5  | V    | V <sub>DD</sub> = 4.75; I <sub>OL</sub> = 8.0  |
| I <sub>OL</sub>       |     |       | 8.0  | mA   |  |
| I <sub>OH</sub>       |     |       | -8.0 | mA   |  |
| t <sub>RISE</sub>     | 1.1 | 3.3   | 7.3  | ns   | C <sub>LOAD</sub> = 15 pF                      |
| t <sub>FALL</sub>     | 3.1 | 8.0   | 16.0 | ns   | C <sub>LOAD</sub> = 15 pF                      |



### **TIMING CHARACTERISTICS**

Detailed timing diagrams for the XBERT are illustrated in Figures 4 through 11, with values of the timing intervals tabulated below each diagram. All output times are measured with a maximum 75 pF load capacitance. Timing parameters are measured at voltage levels of  $(V_{IH} + V_{IL})/2$  for input signals or  $(V_{OH} + V_{OL})/2$  for output signals.



#### Figure 4. Receive Serial Interface Timing

| · · · · · · · · · · · · · · · · · · ·    |                    |      |                      |     |      |  |  |
|--|--------------------|------|----------------------|-----|------|--|--|
| Parameter                                | Symbol             | Min  | Тур                  | Max | Unit |  |  |
| RXCK clock period                        | t <sub>CYC</sub>   | 12.8 |                      |     | ns   |  |  |
| RXCK high time                           | t <sub>PWH</sub>   | 5.4  | 1/2 t <sub>CYC</sub> |     | ns   |  |  |
| RXCK low time                            | t <sub>PWL</sub>   | 5.4  | 1/2 t <sub>CYC</sub> |     | ns   |  |  |
| RXCKEN set-up time before RXCK1          | t <sub>SU(1)</sub> | 2.5  |                      |     | ns   |  |  |
| RXCKEN hold time after RXCK $\downarrow$ | t <sub>H(1)</sub>  | 2.5  |                      |     | ns   |  |  |
| RXSD set-up time before RXCK↑            | t <sub>SU(2)</sub> | 3.0  |                      |     | ns   |  |  |
| RXSD hold time after RXCK↑               | t <sub>H(2)</sub>  | 3.0  |                      |     | ns   |  |  |

Note: RXCK may be gapped or stretched without the use of the RXCKEN input to accommodate overhead bit times. The set-up and hold times specified for RXCKEN must be met to ensure correct operation.

| RXCK<br>(Input)             |   |
|-----------------------------|---|
| RXSD<br>(Input)             | Bit N-4     Bit N-3     Bit N-2     Bit N-1     Bit N     Bit 0     Bit 1     Bit 2 |
| RSPF<br>(Optional<br>input) |   |

| Parameter                     | Symbol          | Min | Тур | Max | Unit |
|-------------------------------|-----------------|-----|-----|-----|------|
| RSPF set-up time before RXCK↑ | t <sub>SU</sub> | 2.5 |     |     | ns   |
| RSPF hold time after RXCK↑    | t <sub>H</sub>  | 2.5 |     |     | ns   |



#### Figure 5. Receive Nibble Interface Timing



\* See Note in Pin Descriptions section.

| Parameter                                | Symbol             | Min  | Тур                  | Max | Unit |
|--|--------------------|------|----------------------|-----|------|
| RXCK clock period                        | t <sub>CYC</sub>   | 12.8 |                      |     | ns   |
| RXCK high time                           | t <sub>PWH</sub>   | 5.4  | 1/2 t <sub>CYC</sub> |     | ns   |
| RXCK low time                            | t <sub>PWL</sub>   | 5.4  | 1/2 t <sub>CYC</sub> |     | ns   |
| RXCKEN set-up time before RXCK1          | t <sub>SU(1)</sub> | 2.5  |                      |     | ns   |
| RXCKEN hold time after RXCK $\downarrow$ | t <sub>H(1)</sub>  | 2.5  |                      |     | ns   |
| RXD(3-0) set-up time before RXCK1        | t <sub>SU(2)</sub> | 3.0  |                      |     | ns   |
| RXD(3-0) hold time after RXCK $\uparrow$ | t <sub>H(2)</sub>  | 3.0  |                      |     | ns   |

Note: RXCK may be gapped or stretched without the use of the RXCKEN input to accommodate overhead bit times. The set-up and hold times specified for RXCKEN must be met to ensure correct operation.



| Parameter                                 | Symbol          | Min | Тур | Max | Unit |
|---|-----------------|-----|-----|-----|------|
| RSPF set-up time before RXCK <sup>↑</sup> | t <sub>SU</sub> | 2.5 |     |     | ns   |
| RSPF hold time after RXCK1                | t <sub>H</sub>  | 2.5 |     |     | ns   |



#### Figure 6. Receive Byte Interface Timing



\* See Note in Pin Descriptions section.

| Parameter                                     | Symbol             | Min  | Тур                  | Max | Unit |
|---|--------------------|------|----------------------|-----|------|
| RXCK clock period                             | t <sub>CYC</sub>   | 12.8 |                      |     | ns   |
| RXCK high time                                | t <sub>PWH</sub>   | 5.4  | 1/2 t <sub>CYC</sub> |     | ns   |
| RXCK low time                                 | t <sub>PWL</sub>   | 5.4  | 1/2 t <sub>CYC</sub> |     | ns   |
| RXCKEN set-up time before RXCK <sup>↑</sup>   | t <sub>SU(1)</sub> | 2.5  |                      |     | ns   |
| RXCKEN hold time after RXCK $\downarrow$      | t <sub>H(1)</sub>  | 2.5  |                      |     | ns   |
| RXD(7-0) set-up time before RXCK <sup>↑</sup> | t <sub>SU(2)</sub> | 3.0  |                      |     | ns   |
| RXD(7-0) hold time after RXCK <sup>↑</sup>    | t <sub>H(2)</sub>  | 3.0  |                      |     | ns   |

Note: RXCK may be gapped or stretched without the use of the RXCKEN input to accommodate overhead bit times. The set-up and hold times specified for RXCKEN must be met to ensure correct operation.



| Parameter                                 | Symbol          | Min | Тур | Max | Unit |
|---|-----------------|-----|-----|-----|------|
| RSPF set-up time before RXCK <sup>↑</sup> | t <sub>SU</sub> | 2.5 |     |     | ns   |
| RSPF hold time after RXCK1                | t <sub>H</sub>  | 2.5 |     |     | ns   |



#### Figure 7. Transmit Serial Interface Timing



| Parameter                                | Symbol              | Min  | Тур                  | Max | Unit |
|--|---------------------|------|----------------------|-----|------|
| TXCK clock period                        | t <sub>CYC</sub>    | 12.8 |                      |     | ns   |
| TXCK high time                           | t <sub>PWH</sub>    | 5.4  | 1/2 t <sub>CYC</sub> |     | ns   |
| TXCK low time                            | t <sub>PWL</sub>    | 5.4  | 1/2 t <sub>CYC</sub> |     | ns   |
| TXCKEN set-up time before TXCK↑          | t <sub>SU</sub>     | 2.5  |                      |     | ns   |
| TXCKEN hold time after TXCK $\downarrow$ | t <sub>H</sub>      | 2.5  |                      |     | ns   |
| TXSC output delay after TXCK↑            | t <sub>OD</sub>     |      |                      | 5.0 | ns   |
| TXSC high time                           | t <sub>PWH(1)</sub> | 5.4  |                      |     | ns   |

Note: The clock (TXCK) may be gapped or stretched without the use of TXCKEN to accommodate overhead bit times. The set-up and hold times specified for TXCKEN must be met to ensure correct operation.



| Parameter                                 | Symbol          | Min | Тур | Max | Unit |
|---|-----------------|-----|-----|-----|------|
| TXSD output delay after TXSC $\downarrow$ | t <sub>OD</sub> |     |     | 5.0 | ns   |
| TSPF set-up time before TXCK↑             | t <sub>SU</sub> | 2.5 |     |     | ns   |
| TSPF hold time after TXCK↑                | t <sub>H</sub>  | 2.5 |     |     | ns   |



#### Figure 8. Transmit Nibble Interface Timing



| Parameter                                | Symbol              | Min  | Тур                  | Max | Unit |
|--|---------------------|------|----------------------|-----|------|
| TXCK clock period                        | t <sub>CYC</sub>    | 12.8 |                      |     | ns   |
| TXCK high time                           | t <sub>PWH</sub>    | 5.4  | 1/2 t <sub>CYC</sub> |     | ns   |
| TXCK low time                            | t <sub>PWL</sub>    | 5.4  | 1/2 t <sub>CYC</sub> |     | ns   |
| TXCKEN set-up time before TXCK↑          | t <sub>SU</sub>     | 2.5  |                      |     | ns   |
| TXCKEN hold time after TXCK $\downarrow$ | t <sub>H</sub>      | 2.5  |                      |     | ns   |
| TXNC output delay after TXCK↑            | t <sub>OD</sub>     |      |                      | 5.0 | ns   |
| TXNC high time                           | t <sub>PWH(1)</sub> | 5.4  |                      |     | ns   |

Note: The clock (TXCK) may be gapped or stretched without the use of TXCKEN to accommodate overhead bit times. The set-up and hold times specified for TXCKEN must be met to ensure correct operation.



| Parameter                                | Symbol          | Min | Тур | Max | Unit |
|--|-----------------|-----|-----|-----|------|
| TXD output delay after TXNC $\downarrow$ | t <sub>OD</sub> |     |     | 5.0 | ns   |
| TSPF set-up time before TXCK↑            | t <sub>SU</sub> | 2.5 |     |     | ns   |
| TSPF hold time after TXCK↑               | t <sub>H</sub>  | 2.5 |     |     | ns   |



#### Figure 9. Transmit Byte Interface Timing



| Parameter                                | Symbol              | Min  | Тур                  | Max | Unit |
|--|---------------------|------|----------------------|-----|------|
| TXCK clock period                        | t <sub>CYC</sub>    | 12.8 |                      |     | ns   |
| TXCK high time                           | t <sub>PWH</sub>    | 5.4  | 1/2 t <sub>CYC</sub> |     | ns   |
| TXCK low time                            | t <sub>PWL</sub>    | 5.4  | 1/2 t <sub>CYC</sub> |     | ns   |
| TXCKEN set-up time before TXCK↑          | t <sub>SU</sub>     | 2.5  |                      |     | ns   |
| TXCKEN hold time after TXCK $\downarrow$ | t <sub>H</sub>      | 2.5  |                      |     | ns   |
| TXBC output delay after TXCK↑            | t <sub>OD</sub>     |      |                      | 5.0 | ns   |
| TXBC high time                           | t <sub>PWH(1)</sub> | 5.4  |                      |     | ns   |

Note: The clock (TXCK) may be gapped or stretched without the use of TXCKEN to accommodate overhead bit times. The set-up and hold times specified for TXCKEN must be met to ensure correct operation.



| Parameter                                | Symbol          | Min | Тур | Max | Unit |
|--|-----------------|-----|-----|-----|------|
| TXD output delay after TXBC $\downarrow$ | t <sub>OD</sub> |     |     | 5.0 | ns   |
| TSPF set-up time before TXCK↑            | t <sub>SU</sub> | 2.5 |     |     | ns   |
| TSPF hold time after TXCK↑               | t <sub>H</sub>  | 2.5 |     |     | ns   |







| Parameter  | Symbol             | Min  | Тур | Max | Unit |
|--|--------------------|------|-----|-----|------|
| A(3-0) set-up time before $\overline{RD}\downarrow$                        | t <sub>SU(2)</sub> | 10.0 |     |     | ns   |
| $\overline{\text{CS}}$ set-up time before $\overline{\text{RD}}\downarrow$ | t <sub>SU(1)</sub> | 5.0  |     |     | ns   |
| A(3-0) hold time after $\overline{RD}$                                     | t <sub>H</sub>     | 10.0 |     |     | ns   |
| RD pulse width   | t <sub>PW</sub>    | 38   |     |     | ns   |
| DATA output delay after $\overline{RD} \downarrow$                         | t <sub>OD</sub>    |      |     | 8.0 | ns   |
| DATA float time after $\overline{RD}$                                      | t <sub>F</sub>     |      |     | 2.0 | ns   |
| $\overline{CS}$ hold time after $\overline{RD}$                            | t <sub>H(3)</sub>  | 5.0  |     |     | ns   |

Note: A minimum of 10 TXCK clock cycles must occur after power-up, before the read cycles will operate correctly.







| Parameter  | Symbol             | Min  | Тур | Max | Unit |
|--|--------------------|------|-----|-----|------|
| A(3-0) set-up time before $\overline{WR}\downarrow$                        | t <sub>SU(2)</sub> | 10.0 |     |     | ns   |
| $\overline{\text{CS}}$ set-up time before $\overline{\text{WR}}\downarrow$ | t <sub>SU(1)</sub> | 5.0  |     |     | ns   |
| A(3-0) hold time after $\overline{WR}$                                     | t <sub>H(1)</sub>  | 10.0 |     |     | ns   |
| WR pulse width   | t <sub>PW</sub>    | 38   |     |     | ns   |
| DATA set-up time before $\overline{WR}^\uparrow$                           | t <sub>SU(3)</sub> | 10.0 |     |     | ns   |
| DATA hold time after $\overline{WR}$ $\uparrow$                            | t <sub>H(2)</sub>  | 5.0  |     |     | ns   |
| $\overline{\text{CS}}$ hold time after $\overline{\text{WR}}$              | t <sub>H(3)</sub>  | 5.0  |     |     | ns   |

Note: A minimum of 10 TXCK clock cycles must occur after power-up, before the write cycles will operate correctly.



### OPERATION

#### **DECOUPLING OF POWER SUPPLY PINS**

Each of the two +5 volt power supply pins of the XBERT device, pins 1 and 23, should be decoupled using a series inductor (ferrite bead) and capacitors that are effective at both low and high frequencies, as shown in Figure 12. These external components should be placed close to the pin, especially the lower-valued RF capacitor.



Notes:

1. Fair-Rite Products Part No. 2743002111, or equivalent, should be used for each ferrite bead (Walkill, NY, 914-895-2055).

2. All capacitor values are shown in microfarads.

#### Figure 12. Recommended Decoupling of Power Supply Pins

#### EXTERNAL CIRCUIT FOR PROPER UPDATING OF BIT ERROR AND CLOCK COUNTERS

Under certain combinations of microprocessor access and telecommunications usage, the Bit Error Counter (at memory map addresses 06H, 07H and 08H) and the Clock Counter (at memory map addresses 09H, 0AH and 0BH) may not be updated correctly by the XBERT device. Since it is not possible to specify all the combinations of conditions under which this incorrect operation can occur, it is recommended that users of the XBERT device should either contact the Applications Engineering Department at TranSwitch for advice on the susceptibility of their particular applications, or avoid any potential problems in their designs by employing the external circuit and special software precautions described below.

The two 24-bit counters are specially designed to record their event counts accurately even when the counters are being read by the microprocessor. The counters latch during a microprocessor read operation, and both counters must be read together by six read cycles performed on addresses 09H (first), 0AH, 0BH, 06H, 07H and 08H (last). The final reading of address 08H starts a state machine that transfers the counts synchronously with the receive clock. This transfer occurs upon the third ungapped receive clock after the rising edge of the RD input signal applied during the address 08H read access. However, the state machine is cleared from its update sequence upon the next microprocessor initiation of active RD or WR input signals, so correct update operation requires that one of these does not occur before the update has been processed, i.e., before three clock periods have elapsed. Incorrect operation will result in a failure to update the counters, which will appear to be stuck.



.

This problem may avoided by employing an external circuit and special software to ensure that the XBERT does not experience an active  $\overline{RD}$  or  $\overline{WR}$  input during the critical period of three clock cycles. The circuit shown in Figure 13 gates the read and write lines with the XBERT's chip select input to ensure that the XBERT does not see any read or write signals intended for other devices, which may occur during the critical period (the gate in the chip select line is intended only to equalize the gate delays on all three input pins so that the microprocessor read/write cycle timing diagrams of this Data Sheet are applicable without special adjustment for differences in the relative timing between  $\overline{RD}$  or  $\overline{WR}$  and  $\overline{CS}$ ). Read or write signals which are intended for the XBERT (i.e., those which are active when  $\overline{CS}$  is low) must be programmed not to occur during the critical period. The hold-off time from reading address 08H to the next read or write of the group starting with address 09H must be arranged to be a minimum of:

[3 + (maximum number of successive read clock gaps)] x 1/(receive clock frequency)

For example, a T1 application requires the following hold-off time from accessing address 08H to accessing address 09H:

 $[3 + (1 \text{ overhead bit time})] \times 1/1.544 \text{MHz} = 4 \times 0.666 = 2.664 \text{ microseconds}$  (rounded up to 2.7).



Figure 13. Protection of XBERT from Read/Write Signals Intended for other Devices



### **MEMORY MAP**

The XBERT memory map consists of register bit positions and counters, which may be accessed by a microprocessor for read and (except for counters) write cycles. The unused bit position at bit 3 of register 01H is a "don't care" bit, but it is recommended that it should be set to 0.

| Address<br>(Hex) | Mode* | Bit7 | Bit6                        | Bit5 | Bit4          | Bit3         | Bit2  | Bit1  | Bit0  |
|------------------|-------|------|-----------------------------|------|---------------|--------------|-------|-------|-------|
| 00               | R/W   | POLY | PROG                        | SEL1 | SEL0          | RESET        | INVTD | MODE1 | MODE0 |
| 01               | R/W   | ERR1 | ERR0                        | SSE  | RESETC        | Unused       | TRLBK | TEST  | LOF   |
| 02               | R/W   |      |                             | F    | Programmabl   | e Word, Byte | e 4   |       |       |
| 03               | R/W   |      |                             | F    | Programmabl   | e Word, Byte | e 3   |       |       |
| 04               | R/W   |      |                             | F    | Programmabl   | e Word, Byte | e 2   |       |       |
| 05               | R/W   |      |                             | F    | Programmabl   | e Word, Byte | e 1   |       |       |
| 06               | R     |      |                             | E    | Bit Error Cou | nter (MS Byt | e)    |       |       |
| 07               | R     |      |                             | Bit  | Error Count   | er (Middle B | yte)  |       |       |
| 08               | R     |      | Bit Error Counter (LS Byte) |      |               |              |       |       |       |
| 09               | R     |      | Clock Counter (MS Byte)     |      |               |              |       |       |       |
| 0A               | R     |      | Clock Counter (Middle Byte) |      |               |              |       |       |       |
| 0B               | R     |      | Clock Counter (LS Byte)     |      |               |              |       |       |       |

\*Read/write (R/W); Read only (R).



## MEMORY MAP DESCRIPTIONS

| 00       7       POLY<br>PROG<br>test pattern according to the truth table shown below. The 2 <sup>20</sup> - 1 pseudo-<br>trandom test pattern designator 25 stands for zero suppression. This test pattern is<br>to supported in the byte mode. The test pattern is common for both generition and detection (including programmable words). For 'in frame' and Los<br>Of Frame conditions please refer to the LOF bit description for Address 011<br>bit 0.         Image: test pattern is common for both generition and detection (including programmable words). For 'in frame' and Los<br>Of Frame conditions please refer to the LOF bit description for Address 011<br>bit 0.         Image: test pattern is<br>0       0       0       0       0       0       0       0         Image: test pattern is<br>0       1       11111111111       0       1       1       0       1       1       1       0       1       1       1       1       1       1       1       1       1       1       1       1       1       1       1       1       1       1 </th <th>Address*</th> <th>Bit</th> <th>Symbol</th> <th></th> <th></th> <th>Desci</th> <th>ription</th> <th></th> <th></th> | Address* | Bit              | Symbol                       |  |  | Desci  | ription   |  |                             |
|--|----------|------------------|------------------------------|--|--|--|---|--|-----------------------------|
| Polynomial         Program         Select 1         Select 0         Test<br>(SEL)           0         0         0         0         000000000           0         0         0         0         000000000           0         0         0         1         11111111111           0         0         1         0         1010101010           0         0         1         0         101010101           0         0         1         0         101010101           0         1         0         1         10010011           0         1         0         1         1001010101           0         1         0         1         10010011           0         1         0         1         Bytes 1.2.33           0         1         1         0         1220-1(ZS)           1         0         1         220-1         1           1         0         1         223-1         1           3         RESET         Reset XBERT: A global reset occurs when a one is written to this bit position. This must be followed by writing a zero into this location. Reset clears the internal counters, generators, and detectors, as wel  | 00       | 7<br>6<br>5<br>4 | POLY<br>PROG<br>SEL1<br>SEL0 | Test Pattern<br>test pattern a<br>random test p<br>with zero sup<br>not supported<br>tion and detec<br>Of Frame con<br>bit 0.  | <b>Test Pattern Generator and Detector:</b> Bits 7 through 4 are used to select a test pattern according to the truth table shown below. The $2^{20}$ - 1 pseudo-<br>random test pattern designator ZS stands for zero suppression. The $2^{20}$ - 1 with zero suppression is also defined as a QRSS signal. This test pattern is not supported in the byte mode. The test pattern is common for both generation and detection (including programmable words). For "in frame" and Loss Of Frame conditions please refer to the LOF bit description for Address 01H, bit 0. |  |   |  |                             |
| 0         0         0         000000000000000000000000000000000000   |          |                  |                              | Polynom<br>(POLY)  | ial Progra<br>(PRO   | im Select 7<br>G) (SEL1)   | 1 Select 0<br>(SEL0)  | Test<br>Pattern  |                             |
| 0         0         1         111111111           0         0         1         0         1010101010           0         0         1         1         101010101           0         1         0         1         1100110011           0         1         0         1         1100110011           0         1         0         1         Bytes 1 & 2           0         1         1         0         Bytes 1, 2, 3 & 4           1         0         0         1         1         Bytes 1, 2, 3 & 4           1         0         0         1         220 - 1         1           1         0         1         0         220 - 1         1           1         0         1         0         220 - 1         1           1         0         1         1         223 - 1         1           3         RESET         Reset XBERT: A global reset occurs when a one is written to this location. Reset clears the internal counters, and detectors, as well as the control bits and performance counters in the memory map. All R/W memory map bit positions must be set to their desired values after a reset.           2         INVTD         Invert Transmit Data: A one written into this po  |          |                  |                              | 0  | 0  | 0  | 0   | 000000000  |                             |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$   |          |                  |                              | 0  | 0  | 0  | 1   | 1111111111   |                             |
| 0       0       1       1       1100110011         0       1       0       0       Byte 1 only         0       1       0       1       Bytes 1 & 2         0       1       1       0       Bytes 1, 2, 3 & 4         1       0       0       1       1       Bytes 1, 2, 3 & 4         1       0       0       1       215 - 1       1         1       0       0       1       220 - 1       1       1         1       0       1       0       1       223 - 1       1         3       RESET       Reset XBERT: A global reset occurs when a one is written to this bit position. This must be followed by writing a zero into this location. Reset clears the internal counters, generators, and detectors, as well as the control bits and performance counters in the memory map. All R/W memory map bit positions must be set to their desired values after a reset.         2       INVTD       Invert Transmit Data: A one written into this position causes the data to be inverted for transmission. The data is inverted for the bit-serial, nibble-parallel, and byte-parallel interfaces.         1       MODE1       XBERT Interface Selection: The XBERT transmit and receive interface is selected according to the following table:         10       NODE0       Interface Selected       0       0       Bit-serial<   |          |                  |                              | 0  | 0  | 1  | 0   | 1010101010   |                             |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$   |          |                  |                              | 0  | 0  | 1  | 1   | 1100110011   |                             |
| 0       1       0       1       Bytes 1 & 2         0       1       1       0       Bytes 1, 2 & 3         0       1       1       1       Bytes 1, 2 & 3         0       1       1       1       Bytes 1, 2 & 3         1       0       0       2 <sup>15</sup> - 1       1         1       0       0       1       2 <sup>20</sup> - 1(ZS)         1       0       1       0       2 <sup>20</sup> - 1         1       0       1       1       2 <sup>23</sup> - 1         3       RESET       Reset XBERT: A global reset occurs when a one is written to this bit position. This must be followed by writing a zero into this location. Reset clears the internal counters, generators, and detectors, as well as the control bits and performance counters in the memory map. All R/W memory map bit positions must be set to their desired values after a reset.         2       INVTD       Invert Transmit Data: A one written into this position causes the data to be inverted for transmission. The data is inverted for the bit-serial, nibble-parallel, and byte-parallel interfaces.         1       MODE1       XBERT Interface Selection: The XBERT transmit and receive interface is selected according to the following table:         MODE1       MODE1       MODE0       Interface Selected         0       1       Nibble-parallel         1       1  |          |                  |                              | 0  | 1  | 0  | 0   | Byte 1 only  |                             |
| 0       1       1       0       Bytes 1, 2, 3.8.4         0       1       1       1       Bytes 1, 2, 3.8.4         1       0       0       0       2 <sup>15</sup> - 1         1       0       0       1       2 <sup>20</sup> - 1(ZS)         1       0       1       0       2 <sup>20</sup> - 1         1       0       1       1       2 <sup>23</sup> - 1         3       RESET       Reset XBERT: A global reset occurs when a one is written to this bit position. This must be followed by writing a zero into this location. Reset clears the internal counters, generators, and detectors, as well as the control bits and performance counters in the memory map. All R/W memory map bit positions must be set to their desired values after a reset.         2       INVTD       Invert Transmit Data: A one written into this position causes the data to be inverted for transmission. The data is inverted for the bit-serial, nibble-para lel, and byte-parallel interfaces.         1       MODE1       XBERT Interface Selection: The XBERT transmit and receive interface is selected according to the following table:         10       MODE1       MODE1       MODE1         MODE1       MODE1       MODE0       Interface Selected         0       1       Nibble-parallel       1         11       1       1       Byte-parallel   |          |                  |                              | 0  | 1  | 0  | 1   | Bytes 1 & 2  |                             |
| 0       1       1       1       Bytes 1, 2, 3 & 4         1       0       0       0       2 <sup>15</sup> - 1         1       0       1       0       1       2 <sup>20</sup> - 1(ZS)         1       0       1       0       2 <sup>20</sup> - 1       1         3       RESET       Reset XBERT: A global reset occurs when a one is written to this bit position. This must be followed by writing a zero into this location. Reset clears the internal counters, generators, and detectors, as well as the control bits and performance counters in the memory map. All R/W memory map bit positions must be set to their desired values after a reset.         2       INVTD       Invert Transmit Data: A one written into this position causes the data to be inverted for transmission. The data is inverted for the bit-serial, nibble-para lel, and byte-parallel interfaces.         1       MODE1       XBERT Interface Selection: The XBERT transmit and receive interface is selected according to the following table:         MODE1       MODE1       MODE0       Interface Selected         0       0       Bit-serial       1         0       1       NODE0       Interface Selected   |          |                  |                              | 0  | 1  | 1  | 0   | Bytes 1,2 &3   |                             |
| 1       0       0       2 <sup>15</sup> - 1         1       0       1       2 <sup>20</sup> - 1(ZS)         1       0       1       0       2 <sup>20</sup> - 1         1       0       1       1       2 <sup>23</sup> - 1         3       RESET       Reset XBERT: A global reset occurs when a one is written to this bit position. This must be followed by writing a zero into this location. Reset clears the internal counters, generators, and detectors, as well as the control bits and performance counters in the memory map. All R/W memory map bit positions must be set to their desired values after a reset.         2       INVTD       Invert Transmit Data: A one written into this position causes the data to be inverted for transmission. The data is inverted for the bit-serial, nibble-parallel, and byte-parallel interfaces.         1       MODE1       MODE1         MODE1       MODE1       MODE1         MODE1       MODE1       Interface Selected         0       0       Bit-serial         0       1       Nibble-parallel         1       1       1       Byte-parallel  |          |                  |                              | 0  | 1  | 1  | 1   | Bytes 1, 2, 3 & 4  |                             |
| 1       0       0       1 $2^{20} - 1(ZS)$ 1       0       1       0 $2^{20} - 1$ 1       0       1       1 $2^{20} - 1$ 1       0       1       1 $2^{20} - 1$ 1       0       1       1 $2^{20} - 1$ 1       0       1       1 $2^{20} - 1$ 1       0       1       1 $2^{20} - 1$ 1       0       1       1 $2^{23} - 1$ 3       RESET       Reset XBERT: A global reset occurs when a one is written to this bit position. This must be followed by writing a zero into this location. Reset clears the internal counters, generators, and detectors, as well as the control bits and performance counters in the memory map. All R/W memory map bit positions must be set to their desired values after a reset.         2       INVTD       Invert Transmit Data: A one written into this position causes the data to be inverted for transmission. The data is inverted for the bit-serial, nibble-parallel, and byte-parallel interfaces.         1       MODE1       XBERT Interface Selection: The XBERT transmit and receive interface is selected according to the following table:         10       MODE0       Interface Selected       1         0       1       Nibble-parallel         0       1  |          |                  |                              | 1  | 0  | 0  | 0   | 2 <sup>15</sup> - 1  |                             |
| 1       0       1       0       2 <sup>20</sup> - 1         1       0       1       1       2 <sup>23</sup> - 1         3       RESET       Reset XBERT: A global reset occurs when a one is written to this bit position. This must be followed by writing a zero into this location. Reset clears the internal counters, generators, and detectors, as well as the control bits and performance counters in the memory map. All R/W memory map bit positions must be set to their desired values after a reset.         2       INVTD       Invert Transmit Data: A one written into this position causes the data to be inverted for transmission. The data is inverted for the bit-serial, nibble-parallel, and byte-parallel interfaces.         1       MODE1       XBERT Interface Selection: The XBERT transmit and receive interface is selected according to the following table:         MODE1       MODE1       MODE0         MODE1       MODE1       MODE0         1       1       Nibble-parallel         1       1       1  |          |                  |                              | 1  | 0  | 0  | 1   | 2 <sup>20</sup> - 1(ZS)  |                             |
| 1       0       1       1       2 <sup>23</sup> - 1         3       RESET       Reset XBERT: A global reset occurs when a one is written to this bit position. This must be followed by writing a zero into this location. Reset clears the internal counters, generators, and detectors, as well as the control bits and performance counters in the memory map. All R/W memory map bit positions must be set to their desired values after a reset.         2       INVTD       Invert Transmit Data: A one written into this position causes the data to be inverted for transmission. The data is inverted for the bit-serial, nibble-parallel, and byte-parallel interfaces.         1       MODE1       XBERT Interface Selection: The XBERT transmit and receive interface is selected according to the following table:         MODE1       MODE1       MODE0         Interface Selected       0       0         0       1       Nibble-parallel   |          |                  |                              | 1  | 0  | 1  | 0   | 2 <sup>20</sup> - 1  |                             |
| 3       RESET       Reset XBERT: A global reset occurs when a one is written to this bit position. This must be followed by writing a zero into this location. Reset clears the internal counters, generators, and detectors, as well as the control bits and performance counters in the memory map. All R/W memory map bit positions must be set to their desired values after a reset.         2       INVTD       Invert Transmit Data: A one written into this position causes the data to be inverted for transmission. The data is inverted for the bit-serial, nibble-para lel, and byte-parallel interfaces.         1       MODE1       XBERT Interface Selection: The XBERT transmit and receive interface is selected according to the following table:         MODE1       MODE1       MODE1         0       0       Bit-serial         0       1       Nibble-parallel   |          |                  |                              | 1  | 0  | 1  | 1   | 2 <sup>23</sup> - 1  |                             |
| 2INVTDInvert Transmit Data: A one written into this position causes the data to be<br>inverted for transmission. The data is inverted for the bit-serial, nibble-para<br>lel, and byte-parallel interfaces.1MODE1XBERT Interface Selection: The XBERT transmit and receive interface is<br>selected according to the following table:0MODE0Interface Selection: The XBERT transmit and receive interface is<br>selected according to the following table:00Bit-serial001011111   |          | 3                | RESET                        | Reset XBER<br>tion. This must<br>the internal co<br>and performa<br>positions must   | T: A global i<br>st be followe<br>punters, ger<br>nce counte<br>st be set to t   | reset occurs<br>ed by writing<br>herators, and<br>rs in the mem<br>their desired | when a one is<br>a zero into this<br>detectors, as<br>hory map. All F<br>values after a | written to this bit po<br>s location. Reset clo<br>well as the control<br>R/W memory map b<br>reset. | osi-<br>ears<br>bits<br>vit |
| 1       MODE1       XBERT Interface Selection: The XBERT transmit and receive interface is selected according to the following table:         0       MODE0       MODE1       MODE0       Interface Selected         0       0       0       Bit-serial         0       1       Nibble-parallel         1       1       Byte-parallel  |          | 2                | INVTD                        | <b>Invert Transmit Data:</b> A one written into this position causes the data to be inverted for transmission. The data is inverted for the bit-serial, nibble-parallel, and byte-parallel interfaces. |  |  |   |  |                             |
| MODE1MODE0Interface Selected00Bit-serial01Nibble-parallel11Byte-parallel   |          | 1<br>0           | MODE1<br>MODE0               | <b>XBERT Interface Selection:</b> The XBERT transmit and receive interface is selected according to the following table:   |  |  |   |  |                             |
| 00Bit-serial01Nibble-parallel11Byte-parallel   |          |                  |                              |  | MODE1  | MODE0  | Interface   | Selected   |                             |
| 0     1     Nibble-parallel       1     1     Byte-parallel  |          |                  |                              |  | 0  | 0  | Bit-se  | erial  |                             |
| Byte-parallel  |          |                  |                              |  | 0  | 1  | Nibble-p  | barallel   |                             |
|  |          |                  |                              |  | 1  | 1  | Byte-pa   | arallel  |                             |

\* Note: All addresses are shown in hexadecimal form.



| Address | Bit    | Symbol       | Description   |  |   |  |   |
|---------|--------|--------------|---|--|---|--|---|
| 01      | 7<br>6 | ERR1<br>ERR0 | Transmit I<br>error rates<br>the XBERT<br>by inverting<br>pendent of<br>ble).   | <b>Transmit Error Rate:</b> These two bits control the generation of the fixed bit error rates given in the table below. For example, a 10E <sup>-3</sup> error rate results in the XBERT transmitting one bit in a thousand in error. The error is generated by inverting a single bit in the bit pattern. The error rate generation is independent of the pattern selected (pseudo-random, fixed word, or programmable). |   |  |   |
|         |        |              |   | ERR1   | ERR0  | Error Rate   |   |
|         |        |              |   | 0  | 0   | No errors  |   |
|         |        |              |   | 0  | 1   | 10 <sup>-3</sup> error rate  |   |
|         |        |              |   | 1  | 0   | 10 <sup>-6</sup> error rate  |   |
|         | 5      | SSE          | <b>Send Single Error:</b> A single bit error is transmitted by writing a one into this bit position. The error is sent in the next bit time after being written. After sending the single error, the bit is reset by the XBERT. The microprocessor must write a one in order to send another single bit error.                |  |   |  |   |
|         | 4      | RESETC       | <b>Reset Performance Counters:</b> A one causes the bit error counter (locations 06H, 07H, and 08H) and the clock counter (locations 09H, 0AH, and 0BH) to be reset to 0. XBERT resets this bit after the performance counters have been reset. This bit does not affect registers 00H through 05H.                           |  |   |  |   |
|         | 3      |              | Unused.   |  |   |  |   |
|         | 2      | TRLBK        | <b>Transmit-to-Receive (TR) Loopback:</b> A one activates the transmit-to-<br>receive loopback testing feature. Data is transmitted and is also looped back<br>as receive data. The receive data input is disabled.   |  |   |  |   |
|         | 1      | TEST         | TranSwitc   | TranSwitch Test: A zero must be written into this bit position.  |   |  |   |
|         | 0      | LOF          | Loss of Fr<br>1100, 1010<br>received. L<br>received in<br>are in error<br>An "in fram<br>secutive er<br>tern can va<br>frame" con<br>word patte<br>1000 conse<br>An "in fram<br>pulse seque<br>equals the<br>pattern has<br>sequence a<br>the TSPF a<br>begin with<br>mum delay<br>consecutiv<br>For all wor-<br>functionalit | <b>ame:</b> An "in f<br>o) occurs whe<br>oss of frame<br>error or when<br>the condition f<br>ror-free word<br>any from 1 to 4<br>dition can occurs<br>are receive<br>ecutive bits and<br>error or bits and<br>error of the condition f<br>ence is receive<br>exponent nur<br>s a 23 consect<br>and a $2^{15-1}$ PF<br>and RSPF pin<br>a start of fram<br>the bits are in e<br>d patterns and<br>y during a LC              | rame" conditi<br>n two consec<br>occurs when<br>n 30 or more<br>or any progra<br>patterns are<br>words, which<br>cur. Loss of fr<br>red in error or<br>re in error.<br>or any PRBS<br>yed. The leng<br>mber of the P<br>utive ones se<br>RBS pattern h<br>s are activate<br>ne pulse sequ<br>ne occurs whe<br>error.<br>d PRBS sequ<br>of condition a | on for any fixed word pattern<br>utive error-free 4-bit pattern<br>three consecutive 4-bit patt<br>bits in a block of 1000 conse<br>mmable word occurs when<br>received. The programmabl<br>h equates to 2 to 8 words be<br>ame occurs when three con<br>when 30 or more bits in a b<br>pattern occurs when the sta<br>th of the start of frame pulse<br>RBS pattern. Therefore, a 2<br>quence for its start of frame<br>ias a 15 consecutive ones s<br>ed, the PRBS pattern will res<br>ience, which will be detected<br>an 30 or more bits in a block<br>ences, the clock counter ma<br>nd the bit error counter is di | n (e.g.,<br>s are<br>erns are<br>ecutive bits<br>two con-<br>e word pat-<br>efore an "in<br>secutive<br>block of<br>art of frame<br>esequence<br>2 <sup>3-1</sup> PRBS<br>e pulse<br>equence. If<br>set and<br>d with mini-<br>c of 1000<br>aintains its<br>sabled. |



| Address        | Bit | Symbol | Description   |  |  |  |
|----------------|-----|--------|---|--|--|--|
| 02             | 7-0 |        | <b>Programmable Word, Byte 4:</b> The XBERT provides four register locations 02H, 03H, 04H, and 05H) for four bytes of programmable test word pattern. The actual number of bytes that comprise the test word pattern (1-4) is selected by bits 7-4 in the 00H register location. The word is transmitted with byte 1 sent last. Bit 7 in each byte is its most significant bit and the first bit ransmitted. Bit 0 in byte 1 is the last bit transmitted in the test word pattern gequence. For example, the test sequence for a four-byte test word pattern bounded by bits MSB and LSB is shown below:   |  |  |  |
|                |     |        | Byte 4 Byte 3 Byte 2 Byte 1 Byte 4  |  |  |  |
|                |     |        | $\leftarrow MSBXXXXXX XXXXXXX XXXXXXX XXXXXXLSB MSBXXXXXX XXXXXX XXXXXXLSB MSBXXXXXX XXXXXXX XXXXXXLSB MSBXXXXXXX XXXXXXX XXXXXXXLSB MSBXXXXXXX XXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX XXXXXXXX XXXXXXXXXX$  |  |  |  |
|                |     |        |   |  |  |  |
|                |     |        | For a single-byte test word, only byte 1 is used. The receive detector checks the incoming data for frame alignment by comparing it with the programmed test word pattern.  |  |  |  |
| 03             | 7-0 |        | Programmable Word, Byte 3: See Address 02H.   |  |  |  |
| 04             | 7-0 |        | Programmable Word, Byte 2: See Address 02H.   |  |  |  |
| 05             | 7-0 |        | Programmable Word, Byte 1: See Address 02H.   |  |  |  |
| 06<br>07<br>08 | 7-0 |        | <b>Bit Error Counter:</b> Register locations 06H, 07H, and 08H provide a total count of the number of bit errors that have occurred for the three interface modes. Multiple errors in a single nibble or byte are counted separately. The counter is enabled after frame alignment occurs for the test pattern selected. Bit 7 in address 06H is the most significant bit, while bit 0 in address 08H is the least significant bit. The counter is non-saturating and will roll-over to zero when it becomes full. To ensure that no counts are lost, all clock counter registers plus all bit error counter registers must be read together in the following order: 09H, 0AH, 0BH, 06H, 07H, 08H. They will all be simultaneously latched when register 08H is read last. If the counter registers are always read in the same order, then no counts will be lost. The counter is cleared by writing a one to bit 4 (RESETC) in address 01H, or through a global reset (bit 3 in address 00H).   |  |  |  |
| 09<br>0A<br>0B | 7-0 |        | <b>Clock Counter:</b> Register locations 09H, 0AH, and 0BH provide a total count<br>of the number of clock pulses that have been received. When XBERT is in<br>serial mode, the clock counter provides a count of the total number of<br>received data bits. When XBERT is in nibble-parallel or byte-parallel mode,<br>the clock counter indicates the number of received nibbles or bytes, respec-<br>tively. The counter is enabled upon power-up. Events are counted even dur-<br>ing a LOF condition. Bit 7 in address 09H is the most significant bit, while bit<br>0 in address 0BH is the least significant bit. The counter is non-saturating<br>and will roll-over to zero when it becomes full. It takes approximately 0.32<br>seconds for the counter to roll-over for a 51.84 Mbit/s bit-serial signal. To<br>ensure that no counts are lost, all clock counter registers plus all bit error<br>counter registers must be read together in the following order: 09H, 0AH,<br>0BH, 06H, 07H, 08H. They will all be simultaneously latched when register<br>08H is read last. If the counter registers are always read in the same order,<br>then no counts will be lost. The counter is cleared by writing a one to bit 4<br>(RESETC) in address 01H, or through a global reset (bit 3 in address 00H). |  |  |  |



### **PACKAGE INFORMATION**

The XBERT is available in a 44-pin plastic leaded chip carrier as illustrated in Figure 14.



Note: All dimension values are shown in inches and are nominal unless otherwise indicated.

Figure 14. XBERT TXC-06125 44-Pin Plastic Leaded Chip Carrier



#### **ORDERING INFORMATION**

Part Number: TXC-06125-ACPL

44-pin plastic leaded chip carrier

#### **RELATED PRODUCTS**

TXC-02020, ART VLSI Device (Advanced STS-1/DS3 Receiver/Transmitter). ART performs the transmit and receive line interface functions required for transmission of STS-1 (51.840 Mbit/s) and DS3 (44.736 Mbit/s) signals across a coaxial interface.

TXC-02021, ARTE VLSI Device (Advanced STS-1/DS3 Receiver/Transmitter). ARTE has the same functionality as ART, plus expanded features.

TXC-02050, MRT Multi-Rate Line Interface VLSI Device. The MRT provides the functions for terminating ITU-specified 8448 kbit/s (E2) and 34368 kbit/s (E3) line rate signals, or 6312 kbit/s (JT2) line signals specified in the Japanese NTT Technical Reference for High Speed Digital Leased Circuits. An optional HDB3 codec is provided for the two ITU line rates.

TXC-02623, STAF VLSI Device (SONET/SDH Transceiver and Framer). The STAF is a 622/155.5 Mbit/s device that combines multiplexing, demultiplexing, SONET/SDH framing, clock synthesis PLL and loopback functions in a single chip.

TXC-02624, CDR VLSI Device (SONET/SDH Clock and Data Recovery). The CDR is a 622 Mbit/s monolithic clock and data recovery component that receives NRZ data, extracts the high-speed clock, and presents the separated data and clock as its outputs.

TXC-03301, M13 VLSI Device (DS3/DS1 Mux/Demux). This single-chip multiplex/ demultiplex device provides the complete interfacing function between a single DS3 signal and 28 independent DS1 signals.

TXC-03303, M13E VLSI Device, Extended feature version of the TXC-03301 (M13).

TXC-03401, DS3F VLSI Device (DS3 Framer). Maps broadband payloads into the DS3 frame format. Operates in either the C-bit parity or M13 operating modes.

TXC-03701 E2/E3F Framer VLSI device. The E2/E3 Framer directly interfaces with the MRT and provides multi-mode framing for ITU-T Rec. G.751/G.753 (34368 kbit/s) or ITU-T Rec. G.742/G.745 (8448 kbit/s) signals.

TXC-03702 JT2F Framer VLSI device. The JT2F Framer directly interfaces with the MRT and provides framing for ITU-T Rec. G.704 (6312 kbit/s) signals.

TXC-20153D, DS3/STS-1 Line Interface Module (DS3LIM-SN). Complete and compact analog to digital interface serving B3ZS encoded DS3 signals.

TXC-21075, XBERT Evaluation Board. A complete, ready-to-use board that demonstrates the functions and features of the XBERT VLSI device.



### STANDARDS DOCUMENTATION SOURCES

Telecommunication technical standards and reference documentation may be obtained from the following organizations:

ANSI (U.S.A.):

American National Standards Institute (ANSI) 11 West 42nd Street New York, New York 10036

Tel: 212-642-4900 Fax: 212-302-1286

Bellcore (U.S.A.):

Bellcore Attention - Customer Service 8 Corporate Place Piscataway, NJ 08854

Tel: 800-521-CORE (In U.S.A.) Tel: 908-699-5800 Fax: 908-336-2559

IEEE (U.S.A.)

The Institute of Electrical and Electronics Engineers, Inc. Customer Service Department 445 Hoes Lane P. O. Box 1331 Piscataway, NJ 08855-1331 Tel: 800-701-4333 (In U.S.A.) Tel: 908-981-0060 Fax: 908-981-9667

ITU-TSS (International):

Publication Services of International Telecommunication Union (ITU) Telecommunication Standardization Sector (TSS) Place des Nations CH 1211 Geneve 20, Switzerland

Tel: 41-22-730-5285 Fax: 41-22-730-5991

TTC (Japan):

TTC Standard Publishing Group of the Telecommunications Technology Committee 2nd Floor, Hamamatsucho - Suzuki Building, 1 2-11, Hamamatsu-cho, Minato-ku, Tokyo

Tel: 81-3-3432-1551 Fax: 81-3-3432-1553



### LIST OF DATA SHEET CHANGES

This change list identifies those areas within this updated XBERT Data Sheet that have technical differences relative to the previous and now superseded XBERT Data Sheet:

| Updated XBERT Data Sheet:    | Edition 3, August 1995 |
|------------------------------|------------------------|
| Superseded XBERT Data Sheet: | Edition 2, August 1992 |

The page numbers indicated below of this updated data sheet include changes relative to the superseded data sheet.

| Page Number of<br>Updated Data Sheet | Summary of the Change   |
|--------------------------------------|---|
| All                                  | Changed Document status by deleting Preliminary.  |
| 1                                    | Changed edition number and date.  |
| 1                                    | Made changes to Features list.  |
| 1                                    | Made changes to Description list.   |
| 1                                    | Made minor clarifications to the figure.  |
| 2-33                                 | Added edition number and date to the bottom.  |
| 2                                    | Added Table of Contents and List of Figures.  |
| 3                                    | Made changes to Figure 1.   |
| 3-4                                  | Made changes to Block Diagram Description section.  |
| 5-7                                  | Changed $\overline{RSF}$ to $\overline{RSPF}$ and $\overline{TSF}$ to $\overline{TSPF}$ .   |
| 5                                    | Made changes to Figure 2.   |
| 5                                    | Made changes to Name/Function column for GND.   |
| 6                                    | Made changes to Name/Function column for RXSD/RXD0, RXD3, RXD7 and RSPF.  |
| 6                                    | Added notes to the bottom to explain Type column heading and to indicate restrictions on the use of RXCK and RXCKEN inputs to disable data input. |
| 7                                    | Made changes to Name/Function column for TXCK, TXSD/TXD0, TXD3, TXD7 and TSPF.  |
| 8                                    | Made changes to Name/Function column for D(7-0) and A(3-0).   |
| 9                                    | Changed Max for $P_C$ row and modified the second note to Absolute Maximum Ratings section.   |
| 9                                    | Added Test Conditions to Thermal Characteristics table.   |
| 9                                    | Deleted Typ and added Max to Thermal resistance - junction to case.   |
| 9                                    | Modified the note under Power Requirements table.   |
| 10                                   | Modified Figure 3.  |
| 11                                   | Input Parameters For TTLp: changed Typ for input capacitance.   |



| Page Number of<br>Updated Data Sheet | Summary of the Change   |
|--------------------------------------|---|
| 11                                   | Output Parameters For TTL8mA: changed Min, Typ and Max for $t_{\mbox{RISE}}$ and $t_{\mbox{FALL}}$  |
| 11                                   | Input/Output Parameters For TTL8mA: changed Type for input capacitance and changed Min, Typ and Max for $t_{\sf RISE}$ and $t_{\sf FALL}$ .                   |
| 12-17                                | In Figures 4-9, changed timing parameters to correspond to highest clock frequency of 78 MHz instead of 52 MHz. Added note to timing diagrams in Figures 4-6. |
| 18-19                                | Added last row and a note to the table.   |
| 20-21                                | Changed Operation section.  |
| 22                                   | Made changes to Memory Map section  |
| 23-25                                | Made changes to Memory Map Descriptions section.  |
| 26                                   | Made minor changes to Package Information section.  |
| 27                                   | Changed Ordering Information and Related Products sections.   |
| 28                                   | Added Standards Documentation Sources section.  |
| 29-30                                | Added List of Data Sheet Changes section.   |
| 33                                   | Added Documentation Update Registration Form.   |



- NOTES -

TranSwitch reserves the right to make changes to the product(s) or circuit(s) described herein without notice. No liability is assumed as a result of their use or application. TranSwitch assumes no liability for TranSwitch applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TranSwitch warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TranSwitch covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.



# TranSwitch VLSI: Powering Communication Innovation



### DOCUMENTATION UPDATE REGISTRATION FORM

If you would like be added to our database of customers who have registered to receive updated documentation for this device as it becomes available, please provide your name and address below, and fax or mail this page to Mary Koch at TranSwitch. Mary will ensure that relevant Product Information Sheets, Data Sheets, Application Notes and Technical Bulletins are sent to you.

Please print or type the information requested below, or attach a business card.

| Name:  |             |  |  |
|--|-------------|--|--|
| Title:   |             |  |  |
| Company:   |             |  |  |
| Dept./Mailstop:  |             |  |  |
| Street:  |             |  |  |
| City/State/Zip:  |             |  |  |
| If located outside U.S.A., please add - Postal Cod   | e: Country: |  |  |
| Telephone:   | Ext.:       |  |  |
| Fax:   | E-Mail:     |  |  |
| Purchasing Dept. Location:   |             |  |  |
| Please describe briefly your intended application for this device, and indicate whether you would care to have a TranSwitch applications engineer contact you to provide assistance: |             |  |  |
|  |             |  |  |
|  |             |  |  |
|  |             |  |  |
|  |             |  |  |
|  |             |  |  |
|  |             |  |  |

If you are also interested in receiving updated documentation for other TranSwitch device types, please list them below rather than submitting separate registration forms:

Please fax this page to Mary Koch at (203) 926-9453 or fold, tape and mail it (see other side)



# TranSwitch VLSI: Powering Communication Innovation

(Fold back on this line second, then tape closed, stamp and mail.)

First Class Postage Required

TranSwitch Corporation Attention: Mary Koch 8 Progress Drive Shelton, CT 06484 U.S.A.

(Fold back on this line first.)

Please complete the registration form on this back cover sheet, and fax or mail it, if you wish to receive updated documentation on this TranSwitch product as it becomes available.