- 3-V Operation
- Two Differential Microphone Inputs, One Differential Earphone Output, and One Single-Ended Earphone Output
- **Programmable Gain Amplifiers for** Transmit, Receive, Sidetone, and Volume Control
- **Earphone Mute and Microphone Mute**
- On-chip I<sup>2</sup>C-Bus, Which Provides a Simple, Standard, Two-Wire Serial Interface with WWW.BZSC **Digital ICs**

- Programmable for 13-Bit Linear Data or 8-Bit Companded (μ-Law) Data
- Available in a 48-Pin TQFP Package, a 64-Pin μ\*BGA Package, and a
- **Designed for Analog and Digital Wireless** Handsets and Telecommunications **Applications**
- **TX Channel AGC Function Available** Through PCM Interface or I<sup>2</sup>C Bus

## description

The voice-band audio processor (VBAP) is designed to perform the transmit encoding analog/digital (A/D) conversion and receive decoding digital/analog (D/A) conversion, together with transmit and receive filtering for voice-band communications systems.

The device operates in either the 13-bit linear or 8-bit companded μ-law mode, which is selectable through the I<sup>2</sup>C interface.


From a 2.048-MHz master clock input, the VBAP generates its own internal clocks.

The TWL1101 device is characterized for operation from -40°C to 85°C.




This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level. preferably either VCC or ground. Specific guidelines for handling devices of this type are contained in the publication Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies available from Texas Instruments.

VBAP is a trademark of Texas Instruments Incorporated









NC - No internal connection

# GGV PACKAGE (BOTTOM VIEW)



SLWS074A - MAY 1998 REVISED MARCH 1999



SLWS074A - MAY 1998 REVISED MARCH 1999

### functional description

#### power-on/reset

The power for the various digital and analog circuits is separated to improve the noise performance of the device. When digital power ( $DV_{DD}$ ) is first applied, power-on reset circuitry initializes the device and puts it into the power-down state. An external reset must be applied to the active low  $\overline{RESET}$  pin to guarantee reset upon power on. After the initial power-on sequence the TWL1101 can be functionally powered up and down by writing to the Power Control register through the I<sup>2</sup>C interface.

#### reference

A precision band gap reference voltage is generated internally and supplies all required references to operate the transmit and receive channels. The reference system also supplies bias current for use with an electret microphone at pin MBIAS. An external precision resistor is required for reference current setting at pin REXT. A separate reference system ground is also provided at pin REFV<sub>SS</sub>.

#### low noise filter

The VBAP requires external decoupling capacitors at pins DECBG and DECOD.

#### I<sup>2</sup>C serial interface

The I<sup>2</sup>C bus is a simple two-wire bidirectional serial interface. It controls the VBAP by writing data to the following five control registers: 1) power control, 2) mode control, 3) transmit PGA and sidetone control, 4) receive volume control, 5) receive PGA gain control.

#### phase-locked loop

The internal digital filters and modulators require a 10.24-MHz clock that is generated by phase locking to the 2.048-MHz master clock input.

#### **PCM** interface

The PCM interface transmits and receives data at the PCMO and PCMI pins respectively. The data is transmitted or received at the PCMCLK speed once every PCMSYN cycle. The PCMCLK may be tied directly to the 2.048-MHz master clock (MCLK).

#### microphone amplifiers

The microphone input is a switchable interface for two differential microphone inputs. The first stage is a low noise differential amplifier that provides a selectable gain of -2.62 dB or 5.38 dB, which is routed to output pins MICOUTP and MICOUTN. The second stage amplifier gain is set externally. The first and second stages may be tied directly together with a specified gain or an external filter may be added to enhance the transmit channel performance.

#### analog modulator

The transmit channel modulator is a third-order sigma-delta design.

#### transmit filter and PGA

The transmit filter is a digital filter designed to meet CCITT G.714 requirements. The device operates in either the 13-bit linear or 8-bit companded  $\mu$ -law mode that is selectable through the I<sup>2</sup>C interface. The transmit PGA defaults to 0 dB.

#### sidetone

A portion of the transmitted audio is attenuated and fed back to the receive channel through the sidetone path. The sidetone path defaults to -12 dB. The sidetone path can be muted by writing to the Power Control register.



SLWS074A - MAY 1998 REVISED MARCH 1999

#### receive volume control

The receive volume control block acts as an attenuator with a range of –18 dB to 0 dB in two dB steps for control of the receive channel volume. The receive volume control gain defaults to 0 dB.

#### receive filter and PGA

The receive filter is a digital filter that meets CCITT G.714 requirements with a high-pass filter that is selectable through the  $I^2C$  interface. The device operates in either the 13-bit linear or 8-bit  $\mu$ -law companded mode, which is selectable through the  $I^2C$  interface. The gain defaults to -6 dB.

### digital modulator and filter

The second-order digital modulator and filter convert the received digital PCM data to the analog output required by the earphone interface.

## earphone amplifiers

The analog signal can be routed to either one of two earphone amplifiers, one with differential output (EAR1ON and EAR1OP) and one with single-ended output (EAR2O). Clicks and pops are suppressed for EAR1 differential output only.



SLWS074A - MAY 1998 REVISED MARCH 1999

## **Terminal Functions**

TEF	RMINAL			
NAME NO.		1/0	DESCRIPTION	
NAME	PFB	GGV	1	
AV <sub>DD</sub>	46	СЗ	ı	Analog positive power supply
AVSS	48	B2	1	Analog negative power supply
DECBG	11	F2	1/0	Bypass capacitor decoupling pin – bypass with 0.1 μF capacitor
DECCOD	16	G3	1/0	Bypass capacitor decoupling pin – bypass with 0.1 μF capacitor
DV <sub>DD</sub>	19	G4	ı	Digital positive power supply
DVSS	20,21	G5, H5	ı	Digital negative power supply
EAR1ON	42	B5	0	Earphone 1 amplifier output (–)
EAR1OP	43	A4	0	Earphone 1 amplifier output (+)
EAR2O	45	ВЗ	0	Earphone 2 amplifier output
EARVDD	41	A5	ı	Analog positive power supply for the earphone amplifiers
EARVSS	44	АЗ	ı	Analog negative power supply for the earphone amplifiers
MBIAS	47	A2	0	Microphone bias supply output, no decoupling capacitors
MCLK	35	C8	ı	Master system clock input (2.048 MHz) (digital)
MIC1N	2	B1	ı	MIC1 input (–)
MIC1P	1	A1	ı	MIC1 input (+)
MIC2N	3	C2	ı	MIC2 input (–)
MIC2P	4	C1	ı	MIC input (+)
MICOUTN	5	D3	0	Microphone differential output to external TX high-pass filter
MICOUTP	6	D1	0	Microphone differential output to external TX high-pass filter
MICINN	10	F1	ı	Microphone differential input from external TX high-pass filter
MICINP	9	E1	ı	Microphone differential input from external TX high-pass filter
MICFBN	8	E2	- 1	Microphone differential amp feedback from external TX high-pass filter
MICFBP	7	D2	ı	Microphone differential amp feedback from external TX high-pass filter
PCMI	22	H6	- 1	Receive PCM input
РСМО	23	G6	0	Transmit PCM output
PCMSYN	24	H7	ı	PCM frame sync
PCMCLK	25	F7	ı	PCM data clock
PLLVSS	29	E7	ı	PLL negative power supply
PLLV <sub>DD</sub>	28	E8	ı	PLL digital power supply
REFVSS	13	H1	ı	Analog negative power supply for the reference system
RESET	26	F8	ı	Active low reset
REXT	14	H2	I/O	Internal 10- $\mu$ A reference current setting pin – use precision 100- $k\Omega$ resistor and no filtering capacitors
SCL	18	H4	ı	I <sup>2</sup> C-bus serial clock – this input is used to synchronize the data transfer from and to the CODEC
SDA	17	НЗ	I/O	I <sup>2</sup> C-bus serial address/data input/output – this is a bidirectional pin used to transfer register control addresses and data into and out of the codec. It is an open-drain terminal and therefore requires a pull-up resistor to $V_{DD}$ (typical 10 k $\Omega$ for 100 kHz)
V <sub>SS</sub>	12	G1	I	Ground return for all internal circuits. To minimize noise sources, ground connections to each device must meet as close as possible to the VSS pin.



SLWS074A - MAY 1998 REVISED MARCH 1999

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range	
Output voltage range at DOUT,VO	
Input voltage range at DIN, VI	
Continuous total power dissipation	. See Dissipation Rating Table
Operating free air temperature range (industrial temp)	–40°C to 85°C
Storage temperature range, testing	–65°C to 150°C
Lead temperature 1,6 mm from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING
GGV	809 mW	9 mW/°C	270 mW
PFB	916 mW	6.1 mW/°C	552 mW

## recommended operating conditions (see Notes 1 and 2)

	MIN	NOM	MAX	UNIT
Supply voltage, AVDD, DVDD, PLLVDD, EARVDD	2.7		3.5	٧
High-level input voltage (VIH)	0.7 x V <sub>DD</sub>			٧
Low-level input voltage (V <sub>IL</sub> )			0.3 x V <sub>DD</sub>	٧
Load impedance between EAR1OP and EAR1ON-R <sub>L</sub> (similar for EAR20)		32		Ω
Operating free-air temperature, TA (Industrial temp)	-40		85	°C

NOTES: 1. To avoid possible damage and resulting reliability problems to these CMOS devices, the power-up sequence detailed in the system reliability features paragraph should be followed.

### electrical characteristics over recommended ranges of supply voltage and free-air temperature

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
l(dd)	Supply current from V <sub>DD</sub>	Operating, EAR1 selected			11	mA
l <sub>(dd)</sub>	Supply current from V <sub>DD</sub>	Operating, EAR2 selected			ω	mA
I <sub>(dd)</sub>	Supply current from V <sub>DD</sub>	Power down			30	μΑ
t(pu)	Power-up time from power down				60	ms

### digital interface

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOH	High-level output voltage PCMO	$I_{OH} = -3.2 \text{ mA } V_{DD} = 3 \text{ V}$	DV <sub>DD</sub> -0.2			٧
VOL	Low-level output voltage PCMO	I <sub>OL</sub> = 3.2 mA V <sub>DD</sub> = 3 V			0.2	٧
ΊΗ	High-level input current, any digital input	V <sub>I</sub> = 2.2V to V <sub>DD</sub>			10	μА
IIL	Low-level input current, any digital input	V <sub>I</sub> = 0 to .8 V			10	μΑ
C <sub>(i)</sub>	Input capacitance				10	pF
C <sub>(o)</sub>	Output capacitance				20	pF



<sup>2.</sup> Voltages at analog inputs, outputs and VDD are with respect to VSS.

SLWS074A - MAY 1998 REVISED MARCH 1999

## microphone interface

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IO</sub>	Input offset voltage at MIC1N, MIC2N	V <sub>I</sub> = 0 V to 3 V	-5		5	mV
lв	Input bias current at MIC1N, MIC2N		-200		200	nA
C <sub>(i)</sub>	Input capacitance at MIC1N, MIC2N			5		pF
V <sub>n</sub>	Microphone input referred noise, C-message weighted	Differential, external 18-dB gain setting, microphone amplifier gain = 5.38 dB			10	μV <sub>rms</sub>
I <sub>O</sub> (max)	Output source current – MBIAS		1			mA
V <sub>(m)bias</sub>	Microphone bias supply voltage		1.88	2	2.12	V
	MICMUTE		-80			dB
	Input impedence	Fully differential	50	72	94	kΩ

## speaker interface

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Earphone AMP1 output power	V <sub>DD</sub> = 3 V, fully differential, 32-Ω load, 3-dBm0 output			35	mW
	Earphone AMP2 output power	V <sub>DD</sub> = 3 V, single ended, 32-Ω load, 3-dBm0 output			10	mW
V <sub>OO(1)</sub>	Output offset voltage at EAR1	Fully differential	<i>–</i> 50		50	mV
V <sub>OO(2)</sub>	Output offset voltage at EAR2	Single ended	-30		30	mV
I <sub>O</sub> (max)	Maximum output current for EAR1(rms)	3-dBm0 input			33	mA
I <sub>O</sub> (max)	Maximum output current for EAR2 (rms)	3-dBm0 input			17.7	mA
THD	Total harmonic distortion	V <sub>DD</sub> = 3 V, 35-mW output, 32-Ω load			5%	
	EARMUTE		-80		·	dB

# transmit gain and dynamic range, companded mode ( $\mu$ -law) or linear mode selected, transmit slope filter bypassed (see Notes 3 and 4)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Transmit reference-signal level (0dB)	Differential			62	mV <sub>rms</sub>
Overload-signal level (3 dBm0)	Differential			248	mV <sub>pp</sub>
Overload-signal level (3 dBm0) at the analog modulator input (MICFBN, MICFBP)	Differential			3.66	V <sub>pp</sub>
Absolute gain error	0 dBm0 input signal, V <sub>DD</sub> ±10%, T <sub>A</sub> = -40°C to 85°C	-1		1	dB
Gain error with input level relative to gain at -10 dBm0 MIC1N, MIC1P to PCMO	MIC1N, MIC1P to PCMO at 3 dBm0 to -30 dBm0	-0.5		0.5	dB
Gain error with input level relative to gain at -10 dBm0 MIC1N, MIC1P to PCMO	MIC1N, MIC1P to PCMO at -31 dBm0 to -45 dBm0	-1		1	dB
Gain error with input level relative to gain at -10 dBm0 MIC1N, MIC1P to PCMO	MIC1N, MIC1P to PCMO at -46 dBm0 to -55 dBm0	-1.2		1.2	dB

- NOTES: 3. Unless otherwise noted, the analog input is 0 dB, 1020-Hz sine wave, where 0 dB is defined as the zero-reference point of the channel under test.
  - 4. The reference signal level, which is input to the transmit channel, is defined as a value 3 dB below the full-scale value of 88-mV<sub>rms</sub>. The transmit channel gain is 24 dB (External gain is 18 dB, the default setting for the TXPGA is 0 dB and microphone amplifier is set to 6 dB).



SLWS074A - MAY 1998 REVISED MARCH 1999

# transmit gain and dynamic range, companded mode ( $\mu$ -law) or linear mode selected, transmit slope filter enabled (see Notes 3 and 4)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Transmit reference-signal level (0 dB)	Differential			62	mV <sub>rms</sub>
Overload-signal level (3 dBm0)	Differential			248	mV <sub>pp</sub>
Absolute gain error	0 dBm0 input signal, $V_{DD} \pm 10\%$ , $T_A = -40$ °C to 85°C	-1		1	dB
Gain error with input level relative to gain at -10 dBm0 MIC1N, MIC1P to PCMO	MIC1N, MIC1P to PCMO at 3 dBm0 to -30 dBm0	-0.5		0.5	dB
Gain error with input level relative to gain at -10 dBm0 MIC1N, MIC1P to PCMO	MIC1N, MIC1P to PCMO at -31 dBm0 to -45 dBm0	-1		1	dB
Gain error with input level relative to gain at -10 dBm0 MIC1N, MIC1P to PCMO	MIC1N, MIC1P to PCMO at -46 dBm0 to -55 dBm0	-1.2		1.2	dB

NOTES: 3. Unless otherwise noted, the analog input is 0 dB, 1020-Hz sine wave, where 0 dB is defined as the zero-reference point of the channel under test.

# transmit filter transfer, companded mode ( $\mu$ -law) or linear mode selected, transmit slope filter bypassed, external high pass filter bypassed (MCLK = 2.048 MHz)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	fMIC1 or fMIC2 <100 Hz	-0.5		0.5	dB
	fMIC1 or fMIC2 = 200 Hz	-0.5		0.5	dB
	fMIC1 or fMIC2 = 300 Hz to 3 kHz	-0.5		0.5	dB
Gain relative to input signal gain at 1.02 kHz, internal high-pass filter disabled.	fMIC1 or fMIC2 = 3.4 kHz	-1.5		0	dB
	fMIC1 or fMIC2 = 4 kHz			-14	dB
	fMIC1 or fMIC2 = 4.6 kHz			-35	dB
	fMIC1 or fMIC2 = 8 k Hz			<b>–</b> 47	dB
Gain relative to input signal gain at 1.02 kHz, internal high-pass	fMIC1 or fMIC2 <100 Hz			-15	dB
filter enabled.	f <sub>MIC1</sub> or f <sub>MIC2</sub> = 200 Hz			<b>–</b> 5	dB

<sup>4.</sup> The reference signal level, which is input to the transmit channel, is defined as a value 3 dB below the full-scale value of 88 mV<sub>rms</sub>. The transmit channel gain is 24 dB (External gain is 18 dB, the default setting for the TXPGA is 0 dB and microphone amplifier is set to 6 dB).

SLWS074A - MAY 1998 REVISED MARCH 1999

# transmit filter transfer, companded mode ( $\mu$ -law) or linear mode selected, transmit slope filter selected (MCLK = 2.048 MHz)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	fMIC1 or f MIC2 =100 Hz			-27	dB
	fMIC1 or fMIC2 = 200 Hz			-8	dB
	fMIC1 or fMIC2 = 250 Hz			-4	dB
	fMIC1 or fMIC2 = 300 Hz		-1.80		dB
	fMIC1 or fMIC2 = 400 Hz		-1.50		dB
	fMIC1 or fMIC2 = 500 Hz		-1.30		dB
	fMIC1 or fMIC2 = 600 Hz		-1.1		dB
	fMIC1 or fMIC2 = 700 Hz		-0.8		dB
	f <sub>MIC1</sub> or f <sub>MIC2</sub> = 800 Hz		-0.57		dB
	fMIC1 or fMIC2 = 900 Hz		-0.25		dB
Gain relative to input signal gain at 1.02 kHz, with slope filter selected,	fMIC1 or fMIC2 = 1000 Hz		0		dB
external high-pass filter disabled.	fMIC1 or fMIC2 = 1000 Hz		1.8		dB
	f <sub>MIC1</sub> or f <sub>MIC2</sub> = 2000 Hz		4.0		dB
	fMIC1 or fMIC2 = 2500 Hz		6.5		dB
	f <sub>MIC1</sub> or f <sub>MIC2</sub> = 3000 Hz		7.6		dB
	f <sub>MIC1</sub> or f <sub>MIC2</sub> = 3100 Hz		7.7		dB
	fMIC1 or fMIC2 = 3300 Hz		8.0		dB
	f <sub>MIC1</sub> or f <sub>MIC2</sub> = 3500 Hz		6.48		dB
	fMIC1 or fMIC2 = 4000 Hz			-13	dB
	fMIC1 or fMIC2 = 4500 Hz			-35	dB
	fMIC1 or fMIC2 = 5000 Hz			-45	dB
	f <sub>MIC1</sub> or f <sub>MIC2</sub> = 8000 Hz			-50	dB

NOTE 5: The pass-band tolerance is  $\pm$  0.25 dB from 300 Hz to 3500 Hz.

# transmit idle channel noise and distortion, companded mode ( $\mu\text{-law})$ selected, slope filter bypassed

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Transmit noise, C-message weighted	TXPGA gain= 0 dB, external gain = 18 dB, microphone amplifier gain = 5.38 dB			10	μVrms
	MIC1N, MIC1P to PCMO at 3 dBm0	25			dBm0
Transmit signal-to-distortion ratio with 1020-Hz	MIC1N, MIC1P to PCMO at 0 dBm0	33			dBm0
	MIC1N, MIC1P to PCMO at -5 dBm0	33			dBm0
	MIC1N, MIC1P to PCMO at -10 dBm0	36			dBm0
sine-wave input	MIC1N, MIC1P to PCMO at -20 dBm0	35			dBm0
	MIC1N, MIC1P to PCMO at -30 dBm0	30			dBm0
	MIC1N, MIC1P to PCMO at -40 dBm0	28			dBm0
	MIC1N, MIC1P to PCMO at -45 dBm0	23			dBm0
Intermodulation distortion, 2-tone CCITT method, composite power level, –13 dBm0	CCITT G.712 (7.1), R2	49			dB
Intermodulation distortion, 2-tone CCITT method, composite power level, –13 dBm0	CCITT G.712 (7.2), R2	51			dB

SLWS074A - MAY 1998 REVISED MARCH 1999

# transmit idle channel noise and distortion, companded mode (µ-law) selected, slope filter enabled

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Transmit noise, C-message weighted	TXPGA gain = 0 dB, external gain = 18 dB, microphone amplifier gain = 5.38 dB			10	μVrms
	MIC1N, MIC1P to PCMO at 3 dBm0	25			dBm0
	MIC1N, MIC1P to PCMO at 0 dBm0	33			dBm0
Transmit signal-to-distortion ratio with 1020-Hz	MIC1N, MIC1P to PCMO at -5 dBm0	33			dBm0
	MIC1N, MIC1P to PCMO at -10 dBm0	36			dBm0
sine-wave input	MIC1N, MIC1P to PCMO at -20 dBm0	35			dBm0
	MIC1N, MIC1P to PCMO at -30 dBm0	30			dBm0
	MIC1N, MIC1P to PCMO at -40 dBm0	28			dBm0
	MIC1N, MIC1P to PCMO at -45 dBm0	23			dBm0
Intermodulation distortion, 2-tone CCITT method, composite power level, –13 dBm0	CCITT G.712 (7.1), R2	49			dB
Intermodulation distortion, 2-tone CCITT method, composite power level, –13 dBm0	CCITT G.712 (7.2), R2	51			dB

# transmit idle channel noise and distortion, linear mode selected, slope filter bypassed

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Transmit noise, C-message weighted	TXPGA gain = 0 dB, external gain = 18 dB, microphone amplifier gain = 5.38 dB			10	μVrms
	MIC1N, MIC1P to PCMO at 3 dBm0	26			dB
	MIC1N, MIC1P to PCMO at 0 dBm0	50			dB
	MIC1N, MIC1P to PCMO at -5 dBm0	50			dB
Transmit signal-to-distortion ratio with 1020-Hz	MIC1N, MIC1P to PCMO at -10 dBm0	46			dB
sine-wave input	MIC1N, MIC1P to PCMO at -20 dBm0	45			dB
	MIC1N, MIC1P to PCMO at -30 dBm0	40			dB
	MIC1N, MIC1P to PCMO at -40 dBm0	30			dB
	MIC1N, MIC1P to PCMO at -45 dBm0	25			dB

# transmit idle channel noise and distortion, linear mode selected, slope filter enabled

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Transmit noise, C-message weighted	TXPGA gain = 0 dB, external gain = 18 dB, microphone amplifier gain = 5.38 dB			10	μVrms
	MIC1N, MIC1P to PCMO at +3 dBm0	26			dB
	MIC1N, MIC1P to PCMO at 0 dBm0	50			dB
	MIC1N, MIC1P to PCMO at -5 dBm0	50			dB
Transmit signal-to-distortion ratio with 1020-Hz	MIC1N, MIC1P to PCMO at -10 dBm0	46			dB
sine-wave input	MIC1N, MIC1P to PCMO at -20 dBm0	45			dB
	MIC1N, MIC1P to PCMO at -30 dBm0	40			dB
<b>,</b>	MIC1N, MIC1P to PCMO at -40 dBm0	30			dB
	MIC1N, MIC1P to PCMO at -45 dBm0	25			dB



SLWS074A - MAY 1998 REVISED MARCH 1999

# receive gain and dynamic range, EAR1 selected, linear or companded ( $\mu$ -law) mode selected (see Note 6)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receive reference-signal level (0dB)	0dBm0 output signal			750	mV <sub>rms</sub>
Overload-signal level (3 dB)				3	$V_{pp}$
Absolute gain error	0 dBm0 input signal, $V_{DD} \pm 10\%$ , $T_A = -40$ °C to 85°C	-1		1	dB
Gain error with output level relative to gain at -10 dBm0	PCMIN to EAR1ON, EAR1OP at 3 dBm0 to -40 dBm0	-0.5		0.5	dB
Gain error with output level relative to gain at -10 dBm0	PCMIN to EAR1ON, EAR1OP at -41 dBm0 to -50 dBm0	-1		1	dB
Gain error with output level relative to gain at -10 dBm0	PCMIN to EAR1ON, EAR1OP at -51 dBm0 to -55 dBm0	-1.2		1.2	dB

NOTE 6: RXPGA = 0 dB, RXVOL = 0 dB, 1020 Hz input signal at PCMI, output measured differentially between EAR1ON and EAR1OP

# receive gain and dynamic range, EAR2 selected, linear or companded ( $\mu$ -law) mode selected (see Note 7)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receive reference-signal level (0 dB)	0 dBm0 output signal			400	mV <sub>rms</sub>
Overload-signal level (3 dB)				1.6	$V_{pp}$
Absolute gain error	0 dBm0 input signal, V <sub>DD</sub> ±10%, T <sub>A</sub> = -40°C to 85°C	-1		1	dB
Gain error with output level relative to gain at -10 dBm0	PCMIN to EAR2O at 3 dBm0 to -40 dBm0	-0.5		0.5	dB
Gain error with output level relative to gain at -10 dBm0	PCMIN to EAR2O at -41 dBm0 to -50 dBm0	-1		1	dB
Gain error with output level relative to gain at -10 dBm0	PCMIN to EAR2O at -51 dBm0 to -55 dBm0	-1.2		1.2	dB

NOTE 7: RXPGA = 0 dB, RXVOL = 0 dB

# receive filter transfer, companded mode ( $\mu$ -law) or linear mode selected (MCLK = 2.048 MHz) (see Note 7)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	fEAR1 or fEAR2 <100 Hz	-0.5		0.5	dB
	fEAR1 or fEAR2 = 200 Hz	-0.5		0.5	dB
Gain relative to input signal gain at 1.02 kHz, internal high-pass filter disabled.	fEAR1 or fEAR2 = 300 Hz to 3 kHz	-0.5		0.5	dB
	fEAR1 or fEAR2 = 3.4 kHz	-1.5		0	dB
Tilgii pass liitei disabled.	fEAR1 or fEAR2 = 4 kHz			-14	dB
	fEAR1 or fEAR2 = 4.6 kHz			-35	dB
	fEAR1 or fEAR2 = 8 kHz			<b>–</b> 47	dB
Gain relative to input signal gain at 1.02 kHz, internal	fEAR1 or fEAR2 <100 Hz			-15	dB
high-pass filter enabled.	fEAR1 or fEAR2 = 200 Hz			<b>-</b> 5	dB

NOTE 7: RXPGA = 0 dB, RXVOL = 0 dB



SLWS074A - MAY 1998 REVISED MARCH 1999

# receive idle channel noise and distortion, EAR1 selected, companded mode ( $\mu$ -law) selected (see Note 6)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receive noise, C-message weighted	PCMIN = 11111111 (μ-law)			102	$\mu V_{rms}$
	PCMIN to EAR1ON, EAR1OP at 3 dBm0	23			dB
I	PCMIN to EAR1ON, EAR1OP at 0 dBm0	34			dB
	PCMIN to EAR1ON, EAR1OP at -5 dBm0	35			dB
Receive signal-to-distortion ratio with 1020-Hz	PCMIN to EAR1ON, EAR1OP at -10 dBm0	36			dB
sine-wave input	PCMIN to EAR1ON, EAR1OP at -20 dBm0	35			dB
	PCMIN to EAR1ON, EAR1OP at -30 dBm0	32			dB
Ī	PCMIN to EAR1ON, EAR1OP at -40 dBm0	26			dB
	PCMIN to EAR1ON, EAR1OP at -45 dBm0	24			dB

NOTE 6: RXPGA = 0 dB, RXVOL = 0 dB, 1020-Hz input signal at PCMI, output measured differentially between EAR1ON and EAR1OP

## receive idle channel noise and distortion, EAR1 selected, linear mode selected (see Note 6)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receive noise, C-message weighted	PCMIN = 000000000000			150	$\mu V_{rms}$
	PCMIN to EAR1ON, EAR1OP at 3 dBm0	26			dB
Receive signal-to-distortion ratio with 1020 Hz	PCMIN to EAR1ON, EAR1OP at 0 dBm0	50			dB
	PCMIN to EAR1ON, EAR1OP at -5 dBm0	47			dB
	PCMIN to EAR1ON, EAR1OP at -10 dBm0	46			dB
	PCMIN to EAR1ON, EAR1OP at -20 dBm0	42			dB
	PCMIN to EAR1ON, EAR1OP at -30 dBm0	33			dB
	PCMIN to EAR1ON, EAR1OP at -40 dBm0	24			dB
	PCMIN to EAR1ON, EAR1OP at -45 dBm0	18			dB
Intermodulation distortion, 2-tone CCITT method, composite power level, -13 dBm0	CCITT G.712 (7.1), R2	50			dB
Intermodulation distortion, 2-tone CCITT method, composite power level, -13 dBm0	CCITT G.712 (7.2), R2	54			dB

NOTE 6: RXPGA = 0dB, RXVOL = 0dB, 1020-Hz input signal at PCMI, output measured differentially between EAR1ON and EAR1OP

# receive idle channel noise and distortion, EAR2 selected, companded mode ( $\mu$ -law) selected (see Note 7)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receive noise, C-message weighted	PCMIN = 11111111 (μ-law)			72	$\mu V_{rms}$
<del> </del>	PCMIN to EAR2O at 3 dBm0	20			dB
	PCMIN to EAR2O at 0 dBm0	33			dB
	PCMIN to EAR2O at -5 dBm0	34			dB
Descive circulta distantian vatio with 1000 Hz circ wave input	PCMIN to EAR2O at -10 dBm0	34			dB
Receive signal-to-distortion ratio with 1020-Hz sine-wave input	PCMIN to EAR2O at -20 dBm0	33			dB
	PCMIN to EAR2O at -30 dBm0	32			dB
I	PCMIN to EAR2O at -40 dBm0	21			dB
	PCMIN to EAR2O at -45 dBm0	17			dB

NOTE 7: RXPGA = 0dB, RXVOL = 0dB



SLWS074A - MAY 1998 REVISED MARCH 1999

# receive idle channel noise and distortion, EAR2 selected, linear mode selected (see Note 7)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receive noise, C-message weighted	PCMIN = 000000000000			106	μV <sub>rms</sub>
	PCMIN to EAR2O at 3 dBm0	24			dB
Receive signal-to-distortion ratio with 1020-Hz sine-wave input	PCMIN to EAR2O at 0 dBm0	45			dB
	PCMIN to EAR2O at -5 dBm0	44			dB
	PCMIN to EAR2O at -10 dBm0	42			dB
	PCMIN to EAR2O at -20 dBm0	39			dB
	PCMIN to EAR2O at -30 dBm0	32			dB
	PCMIN to EAR2O at -40 dBm0	20			dB
	PCMIN to EAR2O at -45 dBm0	16			dB
Intermodulation distortion, 2-tone CCITT method, composite power level, -13 dBm0	CCITT G.712 (7.1), R2	50			dB
Intermodulation distortion, 2-tone CCITT method, composite power level, -13 dBm0	CCITT G.712 (7.2), R2	54			dB

NOTE 7: RXPGA = 0 dB, RXVOL = 0 dB

# power supply rejection and crosstalk attenuation

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply voltage rejection, transmit channel	MIC1N, MIC1P =0 V, $V_{DD}$ = 3 $V_{dc}$ + 100 m $V_{rms}$ , $f$ = 0 -30 KHz	<del>-4</del> 5	<del>-</del> 50		dB
Supply voltage rejection, receive channel	PCM code = positive zero, $V_{DD} = 3 V_{dc} + 100 \text{ mV}_{rms}$ , $f = 0 -30 \text{ KHz}$	<del>-4</del> 5	<del>-</del> 50		dB
Crosstalk attentuation, transmit-to-receive (differential)	MIC1N, MIC1P = 0 dB, f = 300 - 3400 Hz measured differentially between EAR1ON and EAR1OP	70			dB
Crosstalk attenuation, receive-to-transmit	PCMIN = 0 dBm0, f = 300 - 3400 Hz measured at PCMO, EAR1 amplifier unloaded	70			dB

## clock timing requirements

	PARAMETER	MIN	NOM	MAX	UNIT
tţ	Transition time, MCLK			10	ns
f <sub>mclk</sub>	MCLK frequency		2.048	2.5	MHz
	MCLK jitter			37	%
	Number of MCLK clock cycles per PCMSYN frame	256		256	
<sup>t</sup> c(PCMCLK)	PCMCLK clock period	156	488	512	ns
	Duty cycle, PCMCLK	45	50	68%	

## transmit timing requirements (see Figure 6)

	PARAMETER	MIN	MAX	UNIT
t <sub>su</sub> (PCMSYN)	Setup time, PCMSYN high before falling edge of PCMCLK	20	t <sub>c</sub> (PCMCLK)-20	ns
th(PCMSYN)	Hold time, PCMSYN high after falling edge of PCMCLK	20	t <sub>c(PCMCLK)-20</sub>	ns

## receive timing requirements (see Figure 7)

	PARAMETER	MIN	MAX	UNIT
t <sub>su(PCSYN)</sub>	Setup time, PCMSYN high before falling edge of PCMCLK	20	tc(PCMCLK)-20	ns
th(PCSYN)	Hold time, PCMSYN high after falling edge of PCMCLK	20	tc(PCMCLK)-20	ns
t <sub>su(PCMI)</sub>	Setup time, PCMI high or low before falling edge of PCMCLK	20		ns
th(PCMI)	Hold time, PCMI high or low after falling edge of PCMCLK	20	-	ns



SLWS074A - MAY 1998 REVISED MARCH 1999

# switching characteristics

# propagation delay times, C<sub>Lmax</sub> = 10 pF (see Figure 6)

	PARAMETER	MIN	MAX	UNIT
<sup>t</sup> pd1	From PCMCLK bit 1 high to PCMO bit 1 valid		35	ns
t <sub>pd2</sub>	From PCMCLK high to PCMO valid, bits 2 to n		35	ns
t <sub>pd3</sub>	From PCMCLK bit n low to PCMO bit n Hi-Z	30		ns

# I<sup>2</sup>C bus timing requirements (see Figure 8)

	PARAMETER	MIN	MAX	UNIT
SCL	Clock frequency		400	kHz
tHIGH	Clock high time	4000		ns
<sup>t</sup> LOW	Clock low time	4700		ns
t <sub>R</sub>	SDA and SCL rise time		1000	ns
tF	SDA and SCL fall time		300	ns
tHD:STA	Start condition setup time	4000		ns
<sup>t</sup> SU:STA	Start condition setup time	4700		ns
tHD:DAT	Data input hold time	0		ns
<sup>t</sup> SU:DAT	Data input setup time	250		ns
tsu:sto	Stop condition setup time	4000		ns
<sup>t</sup> BUF	Bus free time	4700		ns

### PARAMETER MEASUREMENT INFORMATION




Figure 1. I<sup>2</sup>C-Bus Write to VBAP




Figure 2. I<sup>2</sup>C Read From VBAP: Protocol A




Figure 3. I<sup>2</sup>C Read From VBAP: Protocol B




Figure 4. I<sup>2</sup>C Stop – Start Clock Timing



#### PRINCIPLES OF OPERATION

#### power-on initialization

When digital power (DV<sub>DD</sub>) is first applied, power-on reset circuitry initializes the device and puts it into the power-down state. An external reset with a minimum pulse width of 500 ns must be applied to the active low RESET pin to guarantee reset upon power on. Bit 0 of the power control register defaults to logic 0 upon reset (codec, reference system, and phase-locked loop (PLL) in power-down state). Gain control registers for the programmable gain amplifiers are initialized as indicated in the corresponding registers. The TWL1101 can be powered up by writing a logic 1 to bit 0 of the power control register through the I<sup>2</sup>C interface. The earphone and microphone amplifiers can be selected during the same I<sup>2</sup>C write sequence.

The desired selection for all programmable functions can be initialized prior to a power-up command using the  $I^2C$ -bus interface.

Table 1. Power-Up and Power-Down Procedures (VDD = 3 V, Earphone Amplifier Unloaded)

DEVICE STATUS	PROCEDURE	MAXIMUM POWER CONSUMPTION
Power-up	Set bit zero = 1 in power control register, EAR1 enabled	33 mW
Power-up	Set bit zero = 1 in power control register, EAR2 enabled	27 mW
Power-down	Set bit zero = 0 in power control register	90 μW

In addition to resetting the power-down bit in the power control register, loss of MCLK (no transition detected) automatically enters the device into power-down state with PCMO in the high impedance state. If during a pulse code modulation (PCM) data transmit cycle an asynchronous power down occurs, the PCM interface remains powered up until the PCM data is completely transferred.

#### conversion laws

The device can be programmed either for 13-bit linear or 8-bit  $\mu$ -law companding mode. The  $\mu$ -law companding operation approximates the CCITT G.711 recommendation. The linear mode operation uses a 13-bit twos complement format.

#### transmit operation

### microphone input

The microphone input stage is a low noise differential amplifier that provides a selectable preamplifier gain of 5.38 dB or –2.62 dB. A microphone can be capacitively connected to the MIC1N and MIC1P inputs, while the MIC2N and MIC2P inputs can be used to capacitively connect a second microphone or an auxiliary audio circuit.

#### PARAMETER MEASUREMENT INFORMATION




Figure 5. Typical Microphone Interface

#### microphone mute function

Transmit channel muting provides 80-dB attenuation of input microphone signal. The micmute function can be selected by setting bit 6 of the power control register through the serial control interface.

## transmit channel gain control

The MIC AMP gain is changed along with the TX PGA block gain to perform the loud talker AGC function. The total TX channel gain can vary from 24 dB to 10 dB assuming an externally set gain of 18 dB at MIC AMP2. The AGC function can be controlled through the PCM interface or the I<sup>2</sup>C bus. The default total TX channel gain is 24 dB.



## PARAMETER MEASUREMENT INFORMATION

**Table 2. Transmit Gain Control** 

	BIT NAME		MIC AMP	MIC AMP2	TX PGA	AMOD	TOTAL TX GAIN			
TP2	TP1	TP0	GAIN	GAIN	GAIN	GAIN	MIN	TYP	MAX	UNIT
0	0	0	5.38	18	0	0.62	23.8	24	24.2	dB
0	0	1	5.38	18	-2	0.62	21.8	22	22.2	dB
0	1	0	5.38	18	-4	0.62	19.8	20	20.2	dB
0	1	1	5.38	18	-6	0.62	17.8	18	18.2	dB
1	0	0	-2.62	18	0	0.62	15.8	16	16.2	dB
1	0	1	-2.62	18	-2	0.62	14.8	14	14.2	dB
1	1	0	-2.62	18	-4	0.62	12.8	12	12.2	dB
1	1	1	-2.62	18	-6	0.62	9.8	10	10.2	dB

## receive operation

## receive channel gain control

The values in the receive PGA control registers control the gain in the receive path. PGA gain is set from –6 dB to 6 dB in 1-dB steps through the I<sup>2</sup>C interface. The default receive channel gain is –6 dB.

**Table 3. Receive PGA Gain Control** 

	BIT N	AME		RELATIV	/E GAIN		
RP3	RP2	RP1	RP0	MIN	TYP	MAX	UNIT
0	0	0	0	5.8	6	6.2	dB
0	0	0	1	4.8	5	5.2	dB
0	0	1	0	3.8	4	4.2	dB
0	0	1	1	2.8	3	3.2	dB
0	1	0	0	1.8	2	2.2	dB
0	1	0	1	0.8	1	1.2	dB
0	1	1	0	-0.2	0	0.2	dB
0	1	1	1	-1.2	-1	-0.8	dB
1	0	0	0	-2.2	<b>-</b> 2	-1.8	dB
1	0	0	1	-3.2	-3	-2.8	dB
1	0	1	0	-4.2	-4	-3.8	dB
1	0	1	1	-5.2	<b>-</b> 5	<del>-4</del> .8	dB
1	1	0	0	-6.2	<del>-</del> 6	-5.8	dB

### PARAMETER MEASUREMENT INFORMATION

# sidetone gain control

The values in the sidetone PGA control registers control the sidetone gain. Sidetone gain is set from -12 dB to -24 dB in 2-dB steps through the I<sup>2</sup>C interface. Sidetone can be muted by setting bit 7 of the power control register. The default sidetone gain is -12 dB.

**Table 4. Sidetone Gain Control** 

	BIT NAME			RELATIVE	GAIN	
ST2	ST1	ST0	MIN	TYP	MAX	UNIT
0	0	0	-12.2	-12	-11.8	dB
0	0	1	-14.2	-14	-13.8	dB
0	1	0	-16.2	-16	-15.8	dB
0	1	1	-18.2	-18	-17.8	dB
1	0	0	-20.2	-20	-19.8	dB
1	0	1	-22.2	-22	-21.8	dB
1	1	0	-24.2	-24	-23.8	dB

#### receive volume control

The values in the volume control PGA control registers provide volume control into the earphone. Volume control gain is set from 0 dB to -18 dB in 2-dB steps through the I<sup>2</sup>C interface. The default RX volume control gain is 0 dB.

Table 5. rx Volume Control

	BIT NAME					/E GAIN	
RV3	RV2	RV1	RV0	MIN	TYP	MAX	UNIT
0	0	0	0	-0.2	0	0.2	dB
0	0	0	1	-2.2	-2	-1.8	dB
0	0	1	0	-4.2	-4	-3.8	dB
0	0	1	1	-6.2	-6	-5.8	dB
0	1	0	0	-8.2	-8	-7.8	dB
0	1	0	1	-10.2	-10	-9.8	dB
0	1	1	0	-12.2	-12	-11.8	dB
0	1	1	1	-14.2	-14	-13.8	dB
1	0	0	0	-16.2	-16	-15.8	dB
1	0	0	1	-18.2	-18	-17.8	dB

### earphone amplifier

The analog signal can be routed to one of two earphone amplifiers: one with differential output (EAR1ON and EAR1OP), or one with single-ended output (EAR2O).



#### PARAMETER MEASUREMENT INFORMATION




Figure 6. Differential Earphone Amplifier Configuration

#### earphone mute function

Muting can be selected by setting bit 3 of the power control register through the serial control interface.

#### receive PCM data format

- 1. Companded mode:
  - a. Transmit channel gain control through I<sup>2</sup>C: 8 bits are received, the most significant (MSB) first.
  - b. Transmit channel gain control through PCM interface: 11 bits are received, first eight bits are companded data, next three bits are transmit channel gain control bits.

#### 2. Linear mode:

- a. Transmit channel gain control through I<sup>2</sup>C: 13 bits are received, MSB first.
- b. Transmit channel gain control through PCM interface: 16 bits are received, first 13 bits are linear data, next three bits are transmit channel gain control bits.

### PARAMETER MEASUREMENT INFORMATION

Table 6. Receive-Data Bit Definitions

BIT NO.	COMPANDED MODE	COMPANDED MODE WITH TX GAIN CONTROL	LINEAR MODE	LINEAR MODE WITH TX GAIN CONTROL
1	CD7	CD7	LD12	LD12
2	CD6	CD6	LD11	LD11
3	CD5	CD5	LD10	LD10
4	CD4	CD4	LD9	LD9
5	CD3	CD3	LD8	LD8
6	CD2	CD2	LD7	LD7
7	CD1	CD1	LD6	LD6
8	CD0	CD0	LD5	LD5
9	_	TP2	LD4	LD4
10	_	TP1	LD3	LD3
11	_	TP0	LD2	LD2
12	_	-	LD1	LD1
13	_	-	LD0	LD0
14	_	-	_	TP2
15	_	_	_	TP1
16	_	_		TP0

Transmit channel gain control bits always follow the PCM data in time:

CD7-CD0 = Data word in companded mode

LD12-LD0 = Data word in linear mode

TP2, TP1, TP0: TXPGA gain control (see Table 2)

### support section

The clock generator and control circuit use the MCLK input to generate internal clocks that drive internal counters, filters, and converters. Register control information is written into and read back from the VBAP registers through the I<sup>2</sup>C-bus serial control interface.



#### PARAMETER MEASUREMENT INFORMATION

#### I<sup>2</sup>C-bus protocol

The VBAP serial interface is designed to be I<sup>2</sup>C-bus compatible. This interface consists of the following terminals:

SCL: I<sup>2</sup>C-bus serial clock – This input synchronizes the data transfer from and to the codec.

SDA:  $I^2C$ -bus serial address/data input/output – This is a bidirectional pin that transfers register control addresses and data into and out of the codec. It is an open drain terminal and therefore requires a pullup resistor to  $V_{CC}$  (typical 10 k $\Omega$  for 100 KHz).

TWL1101 has a fixed device select address of {E2}HEX for write mode and {E3}HEX for read mode.

For normal data transfer, SDA is allowed to change only when SCL is low. Changes when SCL is high are reserved for indicating the start and stop conditions.

Data transfer may be initiated only when the bus is not busy. During data transfer, the data line must remain stable whenever the clock line is at high. Changes in the data line while the clock line is at high are interpreted as a start or stop condition.

CONDITION	STATUS	DESCRIPTION
Α	Bus not busy	Both data and clock lines remain at high
В	Start data transfer	A high to low transition of the SDA line while the clock (SCL) is high determines a start condition. All commands must proceed from a start condition.
С	Stop data transfer	A low to high transition of the SDA line while the clock (SCL) is high determines a stop condition. All operations must end with a stop condition.
D	Data valid	The state of the data line represents valid data when, after a start condition, the data line is stable for the duration of the high period of the clock signal.

Table 7. I<sup>2</sup>C-Bus Conditions

The data on the line must be changed during the low period of the clock signal. There is one clock pulse per bit data.

Each data transfer is initiated with a start condition and terminated with a stop condition. No consecutive stop and start conditions are allowed in a single clock high period (see Figure 4). The number of data bytes transferred between the start and stop conditions is determined by the master device.

When addressed, the VBAP generates an acknowledge after the reception of each byte. The master device (microprocessor) must generate an extra clock pulse that is associated with this acknowledge bit.

The VBAP must pull down the SDA line during the acknowledge clock pulse so that the SDA line is at stable low state during the high period of the acknowledge related clock pulse. Setup and hold times must be taken into account. During read operations, a master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that was clocked out of the slave. In this case, the slave (VBAP) must leave the data line high to enable the master to generate the stop condition.

#### current reference

An external current setting resistance of 100 k $\Omega\pm1\%$  must be connected from REXT to ground. No capacitance should be connected to this pin, and stray capacitance should be minimized.

#### clock frequencies and sample rates

A fixed PCMSYN rate of 8 KHz determines the sampling rate.



SLWS074A - MAY 1998 REVISED MARCH 1999

# PARAMETER MEASUREMENT INFORMATION

# register map

Table 8. Power Control Register: Address (00) HEX

		i	BIT NU	MBER				DEFINITIONS
7	6	5	4	3	2	1	0	
1	1	0	0	1	0	0	0	Default setting
Х	Х	Х	Х	Х	Χ	X	0	Codec, reference system, PLL power down
X	Х	Х	Х	Х	X	X	1	Codec, reference system, PLL power up
Х	Х	Х	Χ	Х	0	0	Х	EAR AMPS 1 and 2 power down
Х	Χ	Х	Х	Х	0	1	Х	EAR AMP1 selected, EAR AMP2 power down
Х	Χ	Х	Χ	Χ	1	0	Х	EAR AMP2 selected, EAR AMP1 power down
Х	Х	Х	Х	0	X	Х	X	Receive channel enabled
Х	Χ	Х	Х	1	X	Х	Χ	Receive channel muted
Х	Χ	0	0	Х	X	X	Х	MIC AMP, microphone bias amp power down
X	Х	0	1	Х	Χ	Х	Х	MIC1 selected
Х	Χ	1	0	Χ	X	Χ	Χ	MIC2 selected
X	0	Х	Х	Х	Χ	Х	Х	Transmit channel enabled
Х	1	Х	Х	Х	X	Χ	Х	Transmit channel muted
0	Х	Х	Х	Х	X	X	Х	Sidetone enabled
1	Х	Х	Х	Х	Χ	Х	Х	Sidetone muted

# Table 9. Mode Control Register: Address {01} HEX

		-	BIT NU	MBER				DEFINITIONS
7	6	5	4	3	2	1	0	
0	1	0	0	0	0	1	0	Default setting
X	Χ	Χ	Х	Х	X	0	0	TX channel high-pass filter enabled and slope filter enabled
X	Χ	Χ	Χ	Х	Х	0	1	TX channel high-pass filter enabled and slope filter disabled
X	Χ	X	Χ	Χ	X	1	0	TX channel high-pass filter disabled and slope filter enabled
Х	Χ	Χ	Χ	Χ	Х	1	1	TX channel high-pass filter disabled and slope filter disabled
X	Χ	X	Х	X	0	Χ	X	RX channel high-pass filter disabled (low pass only)
X	Χ	X	Χ	Χ	1	X	Х	RX channel high-pass filter enabled
X	Χ	Χ	Χ	0	X	Χ	X	TX channel gain control through I <sup>2</sup> C
X	Χ	X	Χ	1	X	X	X	TX channel gain control through PCMIN
Х	Χ	Χ	0	Χ	Х	Х	Х	Linear mode selected
X	Χ	X	1	X	X	X	X	μ–law companding mode selected
Х	Χ	0	Χ	Х	Х	Х	Х	TX and RX channels normal mode
X	Χ	1	Χ	Х	X	Χ	X	PCM loopback mode (TX gain control through I <sup>2</sup> C)
X	0	X	Х	Х	Χ	Χ	Χ	TX channel gain control enabled,
Х	1	Х	Х	Х	Х	Х	Х	TX channel gain control disabled (MIC AMP gain = 6 dB and TXPGA gain = 0 dB)

### PARAMETER MEASUREMENT INFORMATION

Transmit PGA and sidetone control register: Address {02}HEX

Bit definitions:

7 6 5 4 3 2 1 0 X X TP2 TP1 TP0 ST2 ST1 ST0

Receive volume control register: Address {03}HEX


Bit definitions:

7 6 5 4 3 2 1 0 X X X X RV3 RV2 RV1 RV0

Receive PGA gain control register: Address {04}HEX

#### Bit definitions:

7 6 5 4 3 2 1 0 X X X RP3 RP2 RP1 RP0




NOTES: A. This window is allowed for PCMSYN high.

- B. This window is allowed for PCMSYN low (th(PCMSYN))max determined by data collision considerations).
- C. Transitions are measured at 50%.
- D. Bit 1 = MSB, Bit N = LSB

Figure 7. Transmit Timing Diagram

SLWS074A - MAY 1998 REVISED MARCH 1999

## PARAMETER MEASUREMENT INFORMATION



- A. This window is allowed for PCMSYN high.
- B. This window is allowed for PCMSYN low.
- C. Transitions are measured at 50%.
- D. Bit 1 = MSB, Bit N = LSB

Figure 8. Receive Timing Diagram





Figure 9. I<sup>2</sup>C-Bus Timing Diagram

## **APPLICATION INFORMATION**



NOTE: Pin numbers represent the 48-pin QFP package.

Figure 10. TWL1101 EVM Schematic with Filter and Mic Interface Components





Figure 11. Typical EVM Interface to Support Circuitry

## **MECHANICAL DATA**

## PFB (S-PQFP-G48)

### PLASTIC QUAD FLATPACK




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

SLWS074A - MAY 1998 REVISED MARCH 1999

## GGV (S-PBGA-N64)

### **PLASTIC BALL GRID ARRAY**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. MicroStar™ BGA configuration