3 Electrical Characteristics

3.1 Absolute Maximum Ratings Over Operating Free-Air Temperature Range (unless otherwise noted)

Supply voltage, AVDD, DVDD (see Note 1)	7 V
Input voltage range, V ₁ 0.5 V	to $V_{DD} + 0.5 V$
Analog output short-circuit duration to any power supply or common	unlimited
Operating free-air temperature range, TA: TVP3010C	. 0°C to 70°C
TVP3010M	5°C to 125 °C
Storage temperature range, T _{stq}	35°C to 150°C
Virtual Junction temperature, T _J	
Case temperature for 10 seconds, T _C : FN and GA package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

3.2 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
Supply voltages, AV _{DD} , DV _{DD}		4.75	5	5.25	V
D.C. III V	TVP3010C	1.15	1.235	1.26	V
Reference voltage, V _{ref}	TVP3010M	1.1	1.235	1.3	٧
High-level input voltage, VIH	19.	2.4		V _{DD} +0.5	٧
Low-level input voltage, V _{IL}	a			0.8	٧
Differential voltage on ECL inputs, VID	m 400	0.6		6	٧
Common-mode input voltage on ECL inputs, V	ıc	2.85	3.15	V _{DD} -0.5	٧
Output load resistance, RL			37.5		Ω
FS ADJUST resistor, R _{SET}			523		Ω
Operating free pir temperature T.	TVP3010C	0		70	°C
Operating free-air temperature, Тд	TVP3010M	-55		125	°C



3.3 Electrical Characteristics for TVP3010C Over Recommended Ranges of Supply Voltage and Operating Free-Air Temperature (Unless Otherwise Noted)

	PARAM	IETER	TEST CONDITIONS	MIN 7	гүрт	MAX	UNIT
VOH	High-level output volta	ıge	ΙΟΗ = -800 μΑ	2.4	2.4		
	Low-level output	D(0-7), VCLK, RCLK, SENSE	I _{OL} = 3.2 mA			0.4	
VOL	voltage	HSYNCOUT, VSYNCOUT	I _{OL} = 15 mA			0.4	1 ′
		SCLK	I _{OL} = 18 mA			0.4	
I	High-level input	TTL inputs	V _I = 2.4 V			1	μА
۱н	current	ECL inputs	V _I = 4 V			1	μΑ
l	Low-level input	TTL inputs	V _I = 0.8 V			-1	μΑ
ΊL	current	ECL inputs	V _I = 0.4 V			-1	μΑ
	Supply current,	TVP3010-85			250	280	- mA
		TVP3010-110	V _{DD} = 5		270	320	
lDD	pseudo-color mode (see Note 2)	TVP3010-135			330	380	
		TVP3010-170			390	440	
		TVP3010-85			270	320	
l	Supply current, true-	TVP3010-110	\		320	370	1
lDD	color mode	TVP3010-135	V _{DD} = 5		370	420	mA
		TVP3010-170	1		420	475	1
loz	High-impedance-state	output current				10	μА
<u> </u>	Innut conneitones	TTL inputs	f = 1 MHz, V _I = 2.4 V		4		
Ci	Input capacitance	ECL inputs	f = 1 MHz, V _I = 4 V		4		pF

† All typical values are at V_{DD} = 5 V, T_A = 25°C.

NOTE 2: I_{DD} is measured with dot clock running at the maximum specified frequency, SCLK frequency = dot-clock frequency/8 (in pseudo-color modes), and the palette RAM loaded with repeating full-range toggling patterns (00h/00h/00h/00h/FFh/FFh/FFh). Pseudo-color mode is also known as color-indexing mode.

3.4 Electrical Characteristics for TVP3010M Over Recommended Ranges of Supply Voltage and Operating Free-Air Temperature (Unless Otherwise Noted)

	PARAME	TER	TEST CONDITIONS	MIN	TYP	МАХ	UNIT
VOH	High-level output voltage		I _{OH} = -800 μA	2.4			V
		D(0-7), VCLK, RCLK, SENSE	I _{OL} = 3.2 mA			0.4	
VOL	Low-level output voltage	HSYNCOUT, VSYNCOUT	I _{OL} = 15 mA			0.4	V
		SCLK	I _{OL} = 18 mA			0.4	
l	High-level input current	TTL inputs	V _I = 2 V			10	^
¹IH	night-level input current	ECL inputs	V _I = 4 V			10	μΑ
1	Low level input current	TTL inputs	V _I = 0.8 V			-10	μА
اا∟	Low-level input current	ECL inputs	V _I = 0.4 V	-10		-10	μΑ
lDD	Supply current, pseudo-color mode (see Note 2)	TVP3010-135M	V _{DD} = 5, See Note 3		330	550	mA
IDD	Supply current, true-color mode		V _{DD} = 5, See Note 3		370	575	mA
loz	High-impedance-state out	put current				25	μА
<u>.</u>	Input conneitones	TTL inputs	f = 1 MHz, V _I = 2.4 V		4		n.E
Ci	Input capacitance	ECL inputs	f = 1 MHz, V _I = 4 V		4		pF

[†] All typical values are at V_{DD} = 5 V, T_A = 25°C.

NOTES: 2. Ipp is measured with dot clock running at the maximum specified frequency, SCLK frequency = dot-clock frequency/8 (in pseudo-color modes), and the palette RAM loaded with repeating full-range toggling patterns (00h/00h/00h/FFh/FFh/FFh/FFh). Pseudo-color mode is also known as color-indexing mode.

^{3.} This is worst-case supply current. The outputs (IOR, IOG, and IOB) are switched between zero scale (black) and full scale (white) on every clock cycle. Supply currents can be reduced by using more efficient pixel clocking.

3.5 Operating Characteristics (TVP3010C) (see Note 4)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Danaludian (anala DAC)	8/6 high		8		L:11-
	Resolution (each DAC)	8/6 low		6		bits
E.	End-point linearity error	8/ 6 high			1	LSB
EL	(each DAC)	8/ 6 low			1/4	LOD
	Differential linearity error	8/ 6 high			1	LSB
ED	(each DAC)	8/ 6 low			1/4	LOD
	Gray-scale error				5%	
		White level relative to Blank	17.69	19.05	20.4	mA
		White level relative to Black (7.5 IRE only)	16.74	17.62	18.5	mA
	Output current (see Note 4)	Black level relative to Blank (7.5 IRE only)	0.95	1.44	1.9	mA
		Blank level on IOR, IOB	0	5	50	μΑ
		Blank level on IOG (with Sync enabled)	6.29	7.6	8.96	mA
		Sync level on IOG (with Sync enabled)	0	5	50	μА
		One LSB (8/6 high)		69.1		μΑ
		One LSB (8/6 low)		276.4		μΑ
	DAC-to-DAC matching			2%	5%	
	DAC-to-DAC crosstalk			-20		dB
	Output compliance		-1		1.2	>
	Voltage reference output voltage		1.15	1.235	1.26	٧
	Output impedance			50		kΩ
	Output capacitance	f = 1 MHz, I _{OUT} = 0		13		pF
	Sense voltage reference		300	350	400	mV
	Clock and data feedthrough			-20		dB
	Glitch impulse (see Note 5)			50		pV-s
	Pineline delay VGA neet	Self-clocked timing	18	dot cloc	k	periods
	Pipeline delay, VGA port	Externally clocked timing	15 dot clock			periods
	Pipeline delay, pixel port	Self-clocked timing	2 RCLK + 14 dot clock			periods
	i ipeline delay, pixel port	Externally clocked timing	1 RCLI	< +14 dot	clock	periods

NOTES: 4. Test conditions for RS343-A video signals (unless otherwise specified) can be found in Recommended 4. Test conditions for RS343-A video signals (unless otherwise specified) can be found in Recommended Operating Conditions using external voltage reference V_{ref} = 1.235 V, R_{SET} = 523 Ω. When using the internal voltage reference, R_{SET} may need to be adjusted in order to meet these limits.
 5. Glitch impulse does not include clock and data feedthrough. The -3-dB test bandwidth is twice the clock

3.6 Operating Characteristics (TVP3010M)

	PARAMETER	TEST CONDITIONS (see Note 4)	MIN	TYP	MAX	UNIT	
	Resolution (each DAC)	8/ 6 high		8		bits	
	nesolution (each DAC)	8/ 6 low		6		DIIS	
[<u>-</u> .	End-point linearity error	8/ 6 high			1	LSB	
EL	(each DAC)	8/ 6 low			1/4	Lob	
ED	Differential linearity error	8/ 6 high			1	LSB	
	(each DAC)	8/ 6 low	8/6 low				
	Gray scale error				5%		
		White level relative to Blank	17.69	19.05	20.4	mA	
		White level relative to Blank (7.5 IRE only)	16.74	17.62	18.5	mA	
	Output current (see Note 4)	Black level relative to Blank (7.5 IRE only)	0.95	1.44	1.9	mA	
	Output current (see Note 4)	Blank level on IOR, IOB	0	5	50	μΑ	
		Blank level on IOG (with Sync enabled)	6.29	7.6	8.96	mA	
		Sync level on IOG (with Sync enabled)	0	5	50	μΑ	
		One LSB (8/6 high)		69.1		μΑ	
		One LSB (8/6 low)		276.4		μΑ	
	DAC-to-DAC matching			2%	5%		
	DAC-to-DAC crosstalk			-20		dB	
	Output compliance		-0.4		1.2	>	
	Voltage reference output voltage		1.1	1.235	1.3	٧	
	Output impedance			50		kΩ	
	Output capacitance	f = 1 MHz, I _{OUT} = 0		13		pF	
	Sense voltage reference			350		mV	
	Clock and data feedthrough			-20		dB	
	Glitch impulse (see Note 5)			50		pV-s	
	Pineline delay VCA need	Self-clocked timing	18	dot cloc	k	periods	
	Pipeline delay, VGA port	Externally clocked timing	15 dot clock			periods	
	Pipeline delay, pixel port	Self-clocked timing	2 RCLK + 14 dot clock			periods	
	ripeille delay, pixel port	Externally clocked timing	1 RCLK +14 dot clock			periods	

NOTES: 4. Test conditions for RS343-A video signals (unless otherwise noted) can be found in Recommended Operating Conditions using external voltage reference V_{ref} = 1.235 V, R_{SET} = 523 Ω. When using the internal voltage reference, R_{SET} may need to be adjusted in order to meet these limits.
 Glitch impulse does not include clock and data feedthrough. The – 3-dB test bandwidth is twice the clock

3.7 Timing Requirements (TVP3010C) (see Note 6)

			TVP: -8	3010 35		3010 10		3010 35		TVP3010 -170	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Dot clock frequency			85		110		135		170	MHz
	CLK0 frequency for VGA pass-through mode (see Note 7	7)		85		85		85		85	MHz
t _c	Clock cycle time	ΠL	11.8		9.1		7.4		7.1		ns
Ľ.,		ECL	11.8		9.1		7.4		5.8		
t _{su1}	Setup time, RS(0-3) valid befor $\overline{WR}\downarrow$	re RD	10		10		10		10		ns
t _{h1}	Hold time, RS(0−3) valid after WR↓	RD or	10		10		10		10		ns
t _{su2}	Setup time, $D(0-7)$ valid before	WR↑	35		35		35		35		ns
t _{h2}	Hold time, D(0-7) valid after \overline{W}	R↑	0		0		0		0		ns
t _{su3}	Setup time, VGA(0−7) and VG valid before CLK0↑ (see Note 8		2		2		2		2		ns
t _h 3	Hold time, VGA(0−7) and VGA valid after CLK0↑ (see Note 8)	BL	2		2		2		2		ns
t _{su4}	Setup time, P(0−31) and PSEL before LCLK↑ (see Note 9)	. valid	2		2		2		2		ns
t _{h4}	Hold time, P(0−31) and PSEL vafter LCLK↑ (see Note 9)	valid	5		5		5		5		ns
t _{su5}	Setup time, HSYNC, VSYNC, a SYSBL valid before VCLK↓	ınd	5		5		5		5		ns
t _{h5}	Hold time, HSYNC, VSYNC and SYSBL valid after VCLK↓	d	1		1		1		1		ns
t _{w1}	Pulse duration, RD or WR low		50		50		50		50		ns
t _{w2}	Pulse duration, RD or WR high		30		30		30		30		ns
	Dulas duration, alask high	ΠL	4		3.5		3		3		
t _{w3}	Pulse duration, clock high	ECL	4		3		3		2.5		ns
	Pulsa duration, alack lass	ΠL	4		3.5		3		3	no	
t _{w4}	Pulse duration, clock low	ECL	4		3		3		2.5		ns
t _{w5}	Pulse duration, SFLAG high (see Note 10)		30		30		30		30		ns
t _{w6}	Pulse duration, SCLK high (see Note 10)		15	55	15	55	15	55	15	55	ns

NOTES: 6. TTL-input signals are 0 to 3 V with less than 3-ns rise/fall time between the 10% and 90% levels, unless otherwise specified. ECL-input signals are V_{DD}-1.8 V to V_{DD}-0.8 V with less than 2-ns rise/fall time between the 20% and 80% levels. For input and output signals, timing reference points are at the 10% and 90% signal levels. Analog-output loads are less than 10 pF. D(0-7) output loads are less than 50 pF. All other output loads are less than 50 pF, unless otherwise specified.

In VGA mode, CLK0 minimum pulse duration for clock low should be greater than 4.8 ns. When VGA switching is to be performed using self-clocked timing, the maximum pixel rate cannot exceed 50 MHz.

^{8.} Reference to CLK0 input only.

RCLK is delayed from SCLK in such a way that when RCLK is connected to LCLK, the timing is essentially
the same as the TLC3407x family of parts.

This parameter applies when the split shift-register transfer (SSRT) function is enabled (see Section 2.15 for details).

3.8 Timing Requirements (TVP3010M) (see Note 6)

			MIN	MAX	UNIT
	Dot clock frequency			135	MHz
	CLK0 frequency for VGA pass	s-through mode (see Note 7)		85	MHz
t _C	Clock cycle time	ΠL	7.4		ns
ç	Olock cycle time	ECL	7.4		10
t _{su1}	Setup time, $RS(0-3)$ valid be	fore RD or WR↓	10		ns
t _{h1}	Hold time, RS(0-3) valid afte	r RD or WR↓	10		ns
t _{su2}	Setup time, D(0-7) valid befo	re WR ↑	35		ns
t _{h2}	Hold time, D(0-7) valid after	WR↑	0		ns
t _{su3}	Setup time, VGA(0-7) and \overline{V}	GABL valid before CLK0↑ (see Note 8)	2		ns
t _{h3}	Hold time, VGA(0−7) and VGABL valid after CLK0↑ (see Note 8)				ns
t _{su4}	Setup time, P(0-31) and PSEL valid before LCLK↑ (see Note 9)				ns
t _{h4}	Hold time, P(0−31) and PSEI	_ valid after LCLK↑ (see Note 9)	5		ns
t _{su5}	Setup time, HSYNC, VSYNC	and SYSBL valid before VCLK↓	5		ns
t _{h5}	Hold time, HSYNC, VSYNC a	nd SYSBL valid after VCLK↓	1		ns
t _{w1}	Pulse duration, RD or WR low	ı	50		ns
t _{w2}	Pulse duration, RD or WR hig	h	30		ns
+ -	Pulse duration, clock high	ΠL	3		ns
t _{w3}	Fulse duration, clock high	ECL	3		115
4 .	Pulse duration, clock low	ΠL	3		20
t _{w4}	ruise duration, clock low	ECL	3		ns
t _{w5}	Pulse duration, SFLAG high (see Note 10)	30		ns
tw6	Pulse duration, SCLK high (se	ee Note 10)	15	55	ns

NOTES: 6. TTL-input signals are 0 to 3 V with less than 3-ns rise/fall time between the 10% and 90% levels, unless otherwise specified. ECL input signals are V_{DD}-1.8 V to V_{DD}-0.8 V with less than 2-ns rise/fall time between the 20% and 80% levels. For input and output signals, timing reference points are at the 10% and 90% signal levels. Analog-output loads are less than 10 pF. D(0-7) output loads are less than 50 pF. All other output loads are less than 50 pF, unless otherwise specified.

- 7. In VGA mode, CLK0 minimum pulse duration for clock low should be greater than 4.8 ns. When VGA switching is to be performed using self-clocked timing, the maximum pixel rate cannot exceed 50 MHz.
- 8. Reference to CLK0 input only.
- 8. RCLK is delayed from SCLK in such a way that when RCLK is connected to LCLK, the timing is essentially the same as the TLC3407x family of parts.
- 10. This parameter applies when the split shift-register transfer (SSRT) function is enabled (see Section 2.15 for details).

3.9 Switching Characteristics for TVP3010C Over Recommended Ranges of Supply Voltage and Operating Free-Air Temperature (see Figures 3-1 to 3-3)

	DADAMETED	٦	TVP3010)-85	Т	VP3010	-110	UNIT
	PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	SCLK frequency ($C_L \le 15 \text{ pF}$) (see Note 11)			85			85	MHz
	SCLK frequency ($C_L \le 60 \text{ pF}$) (see Note 11)			85			85	MHz
	RCLK/VCLK frequency (see Note 11)			85			85	MHz
t _{en}	Enable time, \overline{RD} low to D(0-7) valid			40			40	ns
^t dis	Disable time, RD high to D(0-7) disabled			17			17	ns
t _V	Valid time, D(0−7) valid after RD high	5			5			ns
^t PLH1	Propagation delay, SFLAG↑ to SCLK high (see Notes 11 and 12)	0		20	0		20	ns
^t d1	Delay time, RD low to D(0-7) starting to turn on	5			5			ns
t _{d2}	Delay time, selected input clock high/low to dot clock (internal signal) high/low		7			7		ns
t _{d3}	Delay time, SCLK high/low to RCLK high/low (see Note 13)	1	2	5	1	2	5	ns
^t d4	Delay time, VCLK high/low to RCLK high/low (see Note 13)	1	3	6	1	3	6	ns
t _{d5}	Delay time, RCLK high/low from dot clock high/low (internal signal)		7			7		ns
^t d6	Delay time, LCLK from RCLK			^t RCLK-7			^t RCLK-7	ns
^t d7	Delay time, dot clock high to IOR/IOG/IOB active (analog output delay time) (see Note 14)		4			4		ns
t _{d8}	Analog output settling time (see Note 15)		6			6		ns
t _{d9}	Delay time, dot clock high to HSYNCOUT and VSYNCOUT valid		9			9		ns
t _r	Analog output rise time (see Note 16)		2			2		ns
	Analog output skew	0		2	0		2	ns

NOTES: 11. SCLK can drive an output capacitive load up to 60 pF. The worst-case transition time between the 10% and 90% levels is less than 4 ns (typical 3 ns). RCLK and VCLK can drive output capacitive loads up to 15 pF, with worst-case transition times between 10% and 90% levels less than 4 ns (typical 3 ns).

- 13. The SCLK and VCLK delay time to RCLK depends on the load that the signals drive. This parameter is measured with an RCLK to VCLK ratio of 1:1, a VCLK = RCLK load of 15 pF, and an SCLK load of 60 pF.
- 14. Measured from the 90% point of the rising edge of the internal dot-clock signal to 50% of the full-scale transition
- 15. Measured from the 50% point of the full-scale transition to the point at which the output has settled within ±1 LSB (settling time does not include clock and data feedthrough)
- 16. Measured between 10% and 90% of the full-scale transition

^{12.} This parameter applies when the split-shift register transfer (SSRT) function is enabled (see Section 2.15 for details).

3.9 Switching Characteristics for TVP3010C Over Recommended Ranges of Supply Voltage and Operating Free-Air Temperature (see Figures 3-1 to 3-3) (Continued)

	DADAMETED	T۱	/P30100	C-135	T۱	/P30100	C-170	
	PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	SCLK frequency (C _L ≤ 15 pF) (see Note 11)			85			87.5	MHz
	SCLK frequency (C _L ≤ 60 pF) (see Note 11)			85			85	MHz
	RCLK, VCLK frequency (see Note 11)			85			85	MHz
t _{en}	Enable time, \overline{RD} low to D(0-7) valid			40			40	ns
^t dis	Disable time, \overline{RD} high to D(0-7) disabled			17			17	ns
t _V	Valid time, D(0−7) valid after RD high	5			5			ns
^t PLH1	Propagation delay, SFLAG↑ to SCLK high (see Notes 11 and 12)	0		20	0		20	ns
^t d1	Delay time, RD low to D(0-7) starting to turn on	5			5			ns
^t d2	Delay time, selected input clock high/low to dot clock (internal signal) high/low		7			7		ns
t _{d3}	Delay time, SCLK high/low to RCLK high/low (see Note 13)	1	2	5	1	2	5	ns
t _{d4}	Delay time, VCLK high/low to RCLK high/low (see Note 13)	1	3	6	1	3	6	ns
t _{d5}	Delay time, RCLK high/low from dot clock high/low (internal signal)		7			7		ns
t _{d6}	Delay time, LCLK from RCLK			^t RCLK-7			^t RCLK-7	ns
^t d7	Delay time, dot clock high to IOR/IOG/IOB active (analog output delay time) (see Note 14)		4			4		ns
t _{d8}	Analog output settling time (see Note 15)		6			5		ns
t _{d9}	Delay time, dot clock high to HSYNCOUT and VSYNCOUT valid		9			9		ns
t _r	Analog output rise time (see Note 16)		2			2		ns
	Analog output skew	0		2	0		2	ns

NOTES: 11. SCLK can drive an output capacitive load up to 60 pF. The worst-case transition time between the 10% and 90% levels is less than 4 ns (typical 3 ns). RCLK and VCLK can drive output capacitive loads up to 15 pF, with worst-case transition times between 10% and 90% levels less than 4 ns (typical 3 ns).

- 13. The SCLK and VCLK delay time to RCLK depends on the load that the signals drive. This parameter is measured with an RCLK to VCLK ratio of 1:1, a VCLK = RCLK load of 15 pF, and an SCLK load of 60 pF.
- 14. Measured from the 90% point of the rising edge of the internal dot clock signal to 50% of the full-scale transition
- 15. Measured from the 50% point of the full-scale transition to the point at which the output has settled, within ± 1 LSB (settling time does not include clock and data feedthrough)
- 16. Measured between 10% and 90% of the full-scale transition

^{12.} This parameter applies when the split-shift register transfer (SSRT) function is enabled (see Section 2.15 for details).

3.10 Switching Characteristics for TVP3010M, Over Recommended Ranges of Supply Voltage and Operating Free-Air Temperature (see Figures 3-1 to 3-3)

	PARAMETER	MIN	TYP	MAX	UNIT
	SCLK frequency ($C_L \le 15 \text{ pF}$) (see Note 11)			85	MHz
	SCLK frequency (C _L ≤ 60 pF) (see Note 11)			85	MHz
	RCLK, VCLK frequency (see Note 11)			85	MHz
ten	Enable time, \overline{RD} low to D(0-7) valid			40	ns
^t dis	Disable time, RD high to D(0-7) disabled			17	ns
t _V	Valid time, D(0−7) valid after RD high	5			ns
tPLH	Propagation delay, SFLAG↑ to SCLK high (see Notes 11 and 12)	0		20	ns
^t d1	Delay time, RD low to D(0-7) starting to turn on	5			ns
t _{d2}	Delay time, selected input clock high/low to dot clock (internal signal) high/low		7		ns
t _{d3}	Delay time, SCLK high/low to RCLK high/low (see Note 13)	0	2	6	ns
t _{d4}	Delay time, VCLK high/low to RCLK high/low (see Note 13)	0	3	6	ns
t _{d5}	Delay time, RCLK high/low from dot clock high/low (internal signal)		7		ns
t _{d6}	Delay time, LCLK from RCLK			^t RCLK-7	ns
t _{d7}	Delay time, dot clock high to IOR/IOG/IOB active (analog output delay time) (see Note 14)		4		ns
t _{d8}	Analog output settling time (see Note 15)		6		ns
t _{d9}	Delay time, dot clock high to HSYNCOUT and VSYNCOUT valid		9		ns
t _r	Analog output rise time (see Note 16)		2		ns
	Analog output skew	0		4	ns

NOTES: 11. SCLK can drive an output capacitive load up to 60 pF. The worst-case transition time between the 10% and 90% levels is less than 4 ns (typical 3 ns). RCLK and VCLK can drive output capacitive loads up to 15 pF, with worst-case transition times between 10% and 90% levels less than 4 ns (typical 3 ns).

- 13. The SCLK and VCLK delay time to RCLK depends on the load that the signals drive. This parameter is measured with an RCLK to VCLK ratio of 1:1, a VCLK = RCLK load of 15 pF, and an SCLK load of 60 pF.
- 14. Measured from the 90% point of the rising edge of the internal dot-clock signal to 50% of the full-scale transition
- 15. Measured from the 50% point of the full-scale transition to the point at which the output has settled, within ± 1 LSB (settling time does not include clock and data feedthrough)
- 16. Measured between 10% and 90% of the full-scale transition

^{12.} This parameter applies when the split-shift register transfer (SSRT) function is enabled (see Section 2.15 for details).

3.11 Timing Diagrams




Figure 3–1. MPU Interface Timing




Figure 3–2. Video Input/Output Timing




Figure 3–3. SFLAG Timing (When SSRT Function is Enabled)

3–13