87D 08649

D

7-75-33-05

TSG7515

SINGLE CHIP DPSK AND FSK MODEM (BELL 212A - BELL 103 - V22 A/B)

The TSG7515 is a single chip DPSK and FSK voiceband modem, compatible with the applicable BELL and CCITT recommended standards for 212A sets including BELL 103 and V22 A-B type modems. Monolithic device includes both transmit and receive filters.
Mixing analog and digital technics.
Standard low cost crystal (4.9152 MHz).
Available clock for microprocessor at 4.9152 MHz.
Low power consumption - CMOS technology.
Sharp adjacent channel rejection.
Fixed equalization in transmitter and receiver.

- Fixed equalization in transmitter and receiver.
- Test loops.
 Carrier detect output.

- Carrier detect output.
 CCITT and BELL signaling tone.
 1200 bps and 600 bps bit synchronous format in DPSK.
 1200 bps and 600 bps +1%, -2.5% or +2.3%, -2.5% character asynchronous format (8, 9, 10 or 11 bits) in DPSK.
 0 to 300 bps in FSK.
 Repet signal supersision.

- Break signal supervision.
 External voice band tone filtering available (i.e. 550 Hz or DTMF).
- CMOS and TTL compatible.
 Direct interface to THOMSON SEMICONDUCTEURS microprocessor family.
- Special line monitoring facility.

MAIN OPERATING MODES

- Standard selection (BELL 212A/BELL 103/V22).
- Answer tone selection.
- Low speed mode selection.

- Channel selection (Answer/Originate).
 Synchronous/Asynchronous mode selection.
 8 bits to 11 bits word length selection in character asynchronous format mode.
- Overspeed selection in character asynchronous format mode.


WWW.DZSC.COM


- Scrambler selection.
 1800 Hz guard tone selection in V22.
- Test loop selection (Digital/Analog). WWW.DZSC.COM

CMOS

WWW

SINGLE CHIP DPSK AND FSK MODEM






00400-R2



BLOCK DIAGRAM

87D 08650

DT-15-33-05



PIN DESCRIPTION

87D 08651

DT-75-33-05

Common section (supply, clock, handshaking and mode selection)

Name	Pin Type	No	Function	Description	
V ⁺	-	1	Positive power supply	+5 V	
ν-		15	Negative power supply	-5 V	
GND	1	20	Ground	0 V	
XIN	ı	27	Oscillator Input	This pin corresponds to the input of the oscillator, it is normally connected to an external crystal but may also be connected to a pulse generator, The nominal frequency of the oscillator is 4.9152 MHz.	
XOUT	0	28	Oscillator output	This pin corresponds to the output of an inverter with sufficient loop gain to start and maintain the crystal oscillating.	
CLK	0	26	Clock	This pin delivers a clock signal, the frequency of which is the crystal quency. It may be used as a buffered clock for a microcontroller.	
Ĉ/B	-	3	CCITT/BELL selection	This three-state input selects the features corresponding to CCITT or B recommandation.	
Ã/S	-	4	Synchronous/ asynchronous selection	This three-state input selects the synchronous bit format or the asynchronous character format mode in DPSK transmission. This input allows character length selection (refer to table 8).	
CLS	1	12	Character length	This input selects the character length in conjunction with A/S input (re to table 8).	
OSE		6	Over-speed selection	This input selects the over-speed in asynchronous character format management of the control of	
BRS	1	7	Binary rate selection	A logic "0" on this input turns the chip on 1200 bps rate. A logic "1" tur the chip on 600 bps or 0-300 bps according to C/B selection.	
Ā/0		19	Answ./Orig. selection	A logic "0" on this input turns the chip on answer mode. A logic "1" turn the chip on originate mode.	
TL	1	5	Test loop selection	This three-state input, selects the test loops mode (refer to table 5).	

Name	Pin Type	No	Function	Description
ŤxĎ	ł	23	Transmit data	Data bits to be transmitted are serially presented on this input. A mark cor- responds to a logic "1" and a space to a logic "0". This data determines which phase or frequency appears at any instant at the ATO pin in DPSK or FSK modes.
ATO	0	16	Analog transmit output	The analog output is the modulated carrier or the answer tone to be condi- tionned and sent over the phone line mixed with the filtered signal from EXI.
EXI	l	17	External tone input	This analog input allows external tone to be filtered by an internal low-pass filter. Filtered signal appears at ATO whatever RTS.
ATE	I	2	Answer tone enable	A logic "0" on this input instructs the chip to enter answer signaling tone mode according C/B selection, A logic "1" turns the chip on transmit data mode (refer to table 9).
SEI	,	21	Scrambler enable input	A logic "0" on this input enables the internal scrambler. A logic "1" instructs the chip to bypass the scrambler.
TxCLK	0	24	Transmit clock from modem	This output delivers a transmit bit clock generated by the chip in syn- chronous mode. When TxSCLK is used, TxCLK is locked on TxSCLK. This output generates a logic "1" in asynchronous mode.
TxSCLK	ı	25	Transmit clock from terminal	This input receives a bit clock supplied by the DTE. This clock synchro- nizes the internal transmit clock of the chip. In line monitoring mode this input receives the filters clock.
RTS	ı	22	Request to send terminal	When a logic "0" is present on this input, the chip delivers on ATO a modulated signal or a signaling tone and the filtered signal from EXI. When a logic "1" is present on this input, ATO delivers only the filtered signal from EXI. When a logic "-1" is present on this input, the receive section may be used for line monitoring and ATO delivers only the filtered signal from EXI.

87D 08652

DT-75-33-05

Name	Pin Type	No	Function	Description 95 03	
RAI	ı	18	Receive analog input	This input receives the analog signal from the hybrid. It corresponds to the input of the receive filters.	
RFO	0	14	Receive filter output	This analog output is the signal received on RAI once filtered. The receive filter also equalizes the signal for adaptation to most existing lines. This output must be connected to RDI through a capacitor to meet the level detection conditions.	
RDI	1	13	Receive demodulator input	This pin is the input of the carrier detection logic and of the demodule	
DCD	0	11	Date carrier detect	A logic "0" on this output indicates that a valid carrier signal is prese RAI. A logic "1" means that no valid signal is being received. The hys sis meet standards recommendation.	
RxD	0	8	Receive data	Data bits demodulated are available serially at this output.	
RxCLK	0	9	Receive clock	This output delivers a receive bit clock generated by the chip. In asynchronous mode this clock is 16 times the modulation rate. In synchronous mode the clock is equal to the bit rate.	
TEST	0	10	Test	This output is an intermediate demodulator output intented for handshake and test purposes.	

GENERAL DESCRIPTION

The TSG7515 is a general purpose monolithic DPSK and FSK modern implemented with double poly CMOS process. It is capable of generating and receiving phase modulated signals at data rates of 1200 bps or 600 bps as well as frequency modulated signals at data rates up to 300 bps ovoice-grade telephone lines. It is offered in a 28 pin package capable of operating full-duplex according to three pin selectable standards:

- CCITT V22 A-B.
 Bell 212A with its low speed mode;
 Bell 103.

All filtering functions required for frequency generation, out-of-band noise rejection and demodulation are performed by on-chip switched capacitor filters. In phase modulation the modem provides all data buffering and scrambling functions necessary for bit synchronous format and asynchronous cha-racter format modes of operation. Internal frequencies are generated from a 4.9152 MHz crystal reference.

87D 08653 D T-75-33-05 FUNCTIONAL DESCRIPTION

TRANSMITTER

The transmitter consists of two analog signal generators followed by switched capacitor and continuous filters. In phase modulation operation mode the DPSK signal generator is preceded by a selectable scrambler and an asynchronous to synchronous converter is included in character asynchronous format mode.

Tone allocation: the modem on the end of the line which initiates the cell is called the originate modem. In normal transmission operation it transmits in low channel and receives in high channel. The other modem is the answer modem which transmits in high channel and receives in low channel.

Modulators

DPSK modulator: the phase modulation type is differential quadrature four phase shift keying (see table 1). The 1200 bps data stream to be transmitted is converted into two 300 dibits per second streams which modulate alternatively two independent carriers. Consequently the base band shaping is included is a 5 bit address ROM which generates samples for a 8 bit switched capacitor DAC at a frequency equals to 8 times the carrier frequency.

	T			
BRS	n-1	n	Phase shift	
0	0	0	+90°	
		1	00	
	1	0	+ 270°	
		1	+ 180°	
1		0	+90°	
		1	+ 270°	

Table 1: DPSK modulation

<u>FSK modulator and tone generator:</u> a frequency synthesizer provides accurate clocks to a switched capacitor sine wave generator (see table 2). Phase continuity is maintained when a frequency shift occurs.

Ā/0	TxD	Standard frequency
0	0	2025 Hz
	1	2225 Hz
1	0	1070 Hz
	1	1270 Hz

Table 2: FSK modulation (BELL 103)

Fransmit filters

To avoid unwanted frequency components to be echoed by the hybrid in the reception path, to maintain the level of spurious out-of-band signals transmitted to the telephone line below the limits specified by administrations (see figure below) and to complete statistical amplitude and phase equalization, the analog signals are processed by ten poles sharp pass-band switched capacitor filters. The response of these filters depends on the selected channel (Answer/Originate) and the selected standard (BELL 21-2V2/BELL 103). A continuous filter eliminates parasitic sampling effects. An additional low-pass filter input is provided. This allows to mix and filter such tones as DTMF signals or special guard tones (550 Hz) to the transmitted signal.




Figure 1 : Transmitted signal template

Scrambler

The scrambler used during phase modulation ensures the transmission of a continuously changing pattern. This avoids the receiving modern to drop out of lock on certain continuous repetitious data patterns. This scrambler may be disabled during handshaking procedures. In V22 a special unlocking sequence is performed on 64 spaces pattern at scrambler output.

Asynchronous to synchronous converter

The DPSK signal is synchronous in nature but the modem has both an asynchronous as well as a synchronous mode of operation in DPSK. So a data buffer is necessary to convert variable rate asynchronous character data to an equivalent bit oriented synchronous data stream. This is done by inserting or deleting stop bits. In addition this converter is able to recognize and format the break signal.

Standard frequency	Frequency using 4.91 MHz	% deviation from standard	Mode
1070 Hz	1066.7 Hz	-0.3%	BELL 103 Originate
1200 Hz	1200 Hz		BELL 212A or V22, Originate
1270 Hz	1269.4 Hz	- 0.05%	BELL 103 Originate
1800 Hz	1807.1 Hz	+0.4%	Guard tone V22
2025 Hz	2021 Hz	-0.2%	BELL 103 Answer
2100 Hz	2104.1 Hz	+0.2%	Answer tone CCITT
2225 Hz	2226.1 Hz	+0.05%	BELL 103 Answer or Answer tone BELL
2400 Hz	2400 Hz		BELL 212A or V22, Answer

Table 3: Output frequency deviation

RECEIVER

The receiver includes two band-pass filters followed by an amplifier and a hard limiter. Depending on selected standard, the detector output is passed through a DPSK demodulator or a FSK demodulator. The DPSK demodulator is followed by a descrambler and a selectable synchronous to asynchronous converter. In addition a carrier detector monitors the level of the received along. tors the level of the received signal.

Tone allocation: in normal transmission operation the origi-nate modern receives in high channel and transmits in low channel. The answer modern receives in low channel and transmits in high channel.

Receive filters

The signal delivered by the hybrid to the receive analog input is a mixture of transmitted signal, received signal and noise with a level in the range from —48 dBm to —0 dBm. Depending on the operating mode and the selected standard the 20 poles receive switched capacitor band-pass filter selects the frequency band of the low channel or the high channel. A ratio of 14/15 is applied on the sampling clock frequency between FSK and DPSK in the same operating mode (Answer/Originate). These filters reject out-of-band transmission noise components and undesignals adjacents channel on the noise components and undesirable adjacent channel echo signals which can be fed from the transmit section into the receive section. Fixed equalization is included in order to assure low error rate.

Amplifler and hard limiter

Once filtered the received signal is amplified and fed to the carrier detector. In order to limit analog parts in the design all the demodulator techniques used in the TSG7515 are based on zero crossing detection. So the received signal is just limited before entering demodulator.

Demodulators

DPSK demodulator: a DPLL is used to recover the carrier signal. This DPLL has a lock range of ±2 Hz but as the incoming carrier may present an offset of ±7 Hz a second loop allows the first DPLL to lock on the exact frequency of the carrier with an accuracy of ±1 Hz and to follow its slow variations. Then the limited received signal is mixed through exclusive. Or with the recovered carrier and with the 90 variations. Then the limited received signal is mixed through exclusive-Or with the recovered carrier and with the 90 degrees phase shifted recovered carrier. The results are processed through four poles Bessel filters which provide a good amplitude propagation time compromise. The received sampling clock is recovered from these base band data with a simple DPLL. The received data are sampled by this clock and then converted into a serial synchronous bit stream.

FSK demodulator; the zero crossing detector output is passed through a shift register whose length depends on the operating mode (Answer/Originate). The output of the shift register and the detector are mixed into an exclusive-Or. Then they are processed through a four poles Bessel filter and a sliger.

87D 08654

DT-75-33-05


Once demodulated DPSK data are generally processed (cf next paragraph) but during call set-up procedures or data set testing it is of importance to monitor the demodulator output. So in DPSK mode demodulated data are available on TEST pin.

Descrambler and synchronous to asynchronous converter

Data coming from the DPSK demodulator are unscrambled. Data coming from the DPSK demodulator are unscrambled. In V22 the unlocking sequence is detected at descrambler input and the original data are decoded before descrambling. In asynchronous character format mode of operation a data buffer is able to detect missing stop bits and reinsert them. The converter is able to recognize the break signal and trans-mits it without modification.

Carrier detector

Whenever valid signals are being received at the input of the demodulator and are acceptable for demodulation, carrier detect output is pulled down. A delay is timed out before ner detect output is pulled down. A delay is timed out before the carrier received or carrier lost signal changes carrier detect output to provide immunity against noise bursts. The modem also provides at least 2 dB of hysteresis between the carrier ON and the carrier OFF thresholds (see diagram



In DPSK mode 105 ms < t1 < 205 ms In FSK mode 105 ms < t1 < 205 ms

10 ms < t2 < 24 ms 25 ms < t2 < 75 ms

87D 08655

LOOP TESTS

LOOP 3

This loop is called the analog loop. When it is selected the receive filters and the demodulators are configured to process the same channel as the transmit section. The transmit carrier has to be looped back externally to the receive analog input. This loop allows the user or the DTE to check the satisfactory working of the local DCE.

LOOP 2

This loop is called the digital loop. When it is selected received data, receive clock and data carrier detect signals are respectively and internally looped back on transmit data, transmit clock from terminal and request to send. This loop allows the user or the DTE to check the satisfactory working of the line and the remote DCE.

D T-75-33-05

In synchronous mode of operation TxCLK, TxSCLK and RxCLK are respectively working as the V24 circuits C114, C113 and C115. In asynchronous mode of operation RxCLK can be used as baud rate clock to synchronize the transmit and the receive sections of a UART (see table 4).

OSCILLATOR OUTPUT

The buffered master clock (4.9152 MHz) is made available at output CLK. It can be used as a clock for a microcontroller.

VOLTAGE REFERENCE

A temperature compensated voltage reference build with a zener is included in the chip. This voltage is used to calibrate transmit levels and to generate the carrier detection thresholds.

Ā/S	C/B	BRS
-1	-1 ou 0	0
ou 0	ou 0	1
	1	0
		1
1	-1 ou 0	0
	ou 0	1
	1	0
		1

TxCLK	RxCLK
1	19.2 kHz
1	9,6 kHz
1	19.2 kHz
1	4.8 kHz
1200 Hz	1200 Hz
600 Hz	600 Hz
1200 Hz	1200 Hz
1	4.8 kHz

	Mode	
	V22 asynchronous	
	BELL 212A asynchronous and BELL 103	
	V22 synchronous	
•	BELL 212A synchronous and BELL 103	

Table 4: Clocks operation

LINE MONITORING

A special mode has been included in the TSG7515 to monitor the line during an automatic call. When this mode is selected receive filters clock is directly derived from TxSCLK which allows the user to precisely observe broad frequency bands. Furthermore the DCD performs a fast carrier detection equivalent to an envelope detection. As the center frequency of the receive filters is proportional to TxSCLK frequency in this mode it is possible to tune the passband according to the frequencies to be detected (see table 5).

	Origi	inate	Ans		
TxSCLK	Center frequency	Passband at 3 dB	Center frequency	Passband at 3 dB	Application
210 kHz	2400 Hz	±400 Hz	1200 Hz	±400 Hz	Voice detection
	510 Hz	±85 Hz			440 Hz detection
45 kHz			260 Hz	±85 Hz	330 Hz detection
76.8 kHz			440 Hz	±150 Hz	Dial tone an Busy tone detection

Table 5:


APPLICATIONS INFORMATION

87D 08656


D T-75-33-05

In a typical application a microcontroller provides control and interface to the Data Terminal Equipment (DTE), and a Direct Access Arrangement provides connection to the telephone line. Then the TSG7515 can communicate with the most

popular modems (BELL 103 and BELL 212A) in countries under BELL standards and popular modems (V22) in countries under CCITT recommendations.



DT-75-33-05 87D 08657



2-51

POWER SUPPLIES DECOUPLING AND LAYOUT CONSIDERATIONS

Power supplies to digital systems may contain high amplitude spikes and other noise. To optimize performances of the TSG7515 operating in close proximity to digital systems, supply and ground noise should be minimized. This involves attention to power supply design and circuit board layout.

The power supplies should be bypassed with tantalum or electrolytic type capacitors to obtain noise free operation. These capacitors should be located close to the TSG7515. The electrolytic type capacitors should be bypassed with caramic capacitors for improved high frequency performance. quency performance.

Power supplies connections should be short and direct. Ground loops should be avoided.

Coupling between analog inputs and digital lines should be minimized by careful layout. The RDI input (pin 13) is extremely sensitive to noise. The connection between this point and RFO (pin 14) through a ceramic type capacitor should be as short as possible and coupling between this connection and digital signals should be minimized by careful layout.

CARRIER RECOVERY LOOP

The carrier recovery loop utilizes a digital phase lock loop. Performances of the TSG7515 depend directly on this DPLL which needs to be resetted before receiving a

Three ways of resetting the DPLL exist on the TSG7515:

- A trailing edge on DCD.
 Changing FSK mode to DPSK mode or reversely.
 Changing receive channel.

DCD

These three ways of resetting the DPLL should be used

87D 08658

in the software included in the microcontroller to perform the various set-up procedures and handshakes.

TYPICAL PERFORMANCES (PRELIMINARY)

The typical performances listed below are achieved with the environment described in the previous paragraph.

Dynamic range: 0 dBm to -45 dBm.
 BER performances:
 Conditions: Xmit level = -10 dBm,
 Rec level = -25 dBm,
 Message 511 bits
 on CETI lines 1, 2, 3, 4
 and CNET lines QN and 3VHF
 and US lines C4, C2 and C0.

1200 bps operation

 $\rm BER < 10^{-3} \ for \ a \ \ 7 \ dB \ SNR \ BER < 10^{-6} \ for \ a \ 11 \ dB \ SNR$ 300 bps operation $\rm BER < 10^{-3} \, for \, a - 3 \, dB \, SNR$ $\rm BER < 10^{-6} \, for \, a - 8 \, dB \, SNR$

Specific DPSK performances

Phase hits sensitivity

Phase hits sensitivity : 25 degree Phase Jitter : 35 degree Amplitude hits sensitivity: ± 10 dB Offset carrier sensitivity : SNR increase < + 1 dB

1800 Hz guard tone sensitivity

: SNR increase

< + 2 dB

data...

Specific FSK performances

Bias Distortion : less than 5%

EXAMPLES

Line	()()()[2100 Hz][unscrambled marks 2400 Hz]

The DPLL is automatically resetted

· Bell 212A received signals in Originate mode.

V22-V25 received signals in Originate mode.

---()()()()----[2225 Hz] [scrambled marks 2400 Hz][data...

TL

This transition to "-1" is needed to reset the DPLL

87D 08659 D T-75-33-05 SELECTION MODE TABLES

SYNTHESIS OF DIFFERENT MODES FOR RECEIVE SECTION

Č/B	BRS	TL	Ā/0
– 1 ou 0	×	-1	0
ou 0	°		1
		0	0
			1
	l	1	0
			1
1	0	-1	0
	İ	1	1
	1	0	0
	ļ	1	1
	1	1	0
			1
	1	-1	0
			1
		0	0
	1		1
		1	0
			1

Receive	Mode
DPSK Originate loop 3	
DPSK Answer loop 3	
DPSK Answer loop 2	
DPSK Originate loop 2	V22
DPSK Answer	
DPSK Originate	
DPSK Originate loop 3	
DPSK Answer loop 3	
DPSK Answer loop 2	BELL 212 A
DPSK Originate loop 2	DELC 212 A
DPSK Answer	
DPSK Originate	including
FSK Originate loop 3	including
FSK Answer loop 3	
FSK Answer loop 2	
FSK Originate loop 2	BELL 103
FSK Answer	
FSK Originate	

Table 6

Answer : Receive in low channel Originate : Receive in high channel Loop 3 : Analog loop Loop 2 : Digital loop

SYNTHESIS OF DIFFERENT MODES FOR TRANSMIT SECTION

ATE	C/B	BRS	Ā/0
0	1 ou 0	X	X
	1		
1	-1	0	0
	i		1
		1	0
	Ì		1
	0	0	0
		ļ	1
		1	0
Ì		,	1
	1	0	0
			1
	1	1	0
			1

Transmit	Mode
2100 Hz	Answer tone
2225 Hz	tone
DPSK 1200 bps Answer	V22
DPSK 1200 bps Originate	without
DPSK 600 bps Answer	guard tone
DPSK 600 bps Originate	
DPSK 1200 bps Answer	
DPSK 1200 bps Originate	with 1800 Hz
DPSK 600 bps Answer	guard
DPSK 600 bps Originate	tone
DPSK 1200 bps Answer	
DPSK 1200 bps Originate	BELL
FSK 0-300 bps Answer	212A
FSK 0-300 bps Originate	

Table 7

Answer : Transmit in high channel Originate : Transmit in low channel

MODE SELECTION IN PHASE MODULATION TRANSMISSION

Ā/S	CLS	OSE
-1	0	0
		1
	1	0
		1
0	0	0
		1
	1	0
		1
1	0	. 0

Transmission	87D	08660	DT-75-3	3-05
mode		length	Over-speed	
		8	+1%, -2.5%	
			+2.3%, -2,5%	
1		11	+1%, -2.5%	
Asynchronous			+2.3%, -2.5%	
,,		9	+1%, -2.5%	
		L.	+2.3%, -2.5%	
[10	+1%, -2.5%	
			+2.3%, -2.5%	
Synchronous				

Table 8

TEST PIN

ATE	Č/B	BRS	Transmit	Receive	Test
0	-1	0	2100 Hz	V22 DPSK 600 bps	DDO
	ou 0	1	2100 HZ	V22 DPSK 1200 bps	DDO
	1	0	2225 Hz	BELL 212A DPSK 1200 bps	DDO
		1	2225 HZ	BELL 103 FSK 0-300 bps	HLO
1	-1	0	V22 without guard tone DPSK 1200 bps		DDO
		1	V22 without guard tone I	DPSK 600 bps	DDO
	0	0	V22 with guard tone DPS	SK 1200 bps	DDO
		1	V22 with guard tone DPS	SK 600 bps	DDO
	1	0	BELL 212A DPSK 1200 b	ps	DDO
		1	BELL 103 FSK 0-300 bps		HLO

Table 9

DDO: DPSK demodulator output HLO: Hard limiter output

g

BA A	YIR	ALIB	4 B	ATI	NGS

87D 08661

Rating	Symbol	Value	Unit
Supply voltage	v+	+7	٧
Supply voltage	v-	-7	٧
Analog input range	Vin	V- <vin<v+< td=""><td>٧</td></vin<v+<>	٧
Digital input range (except three-state inputs)	Vi	GND < Vi < V +	V
Three-state input range	V _{i3}	V- <vi3<v+< td=""><td>V</td></vi3<v+<>	V
Operating temperature range	TA	0 to 70	°C
Storage temperature range	T _{stg}	-55 to 125	۰¢
Pin temperature (soldering, 10 s)	тs	260	۰c

DT-75-33-05

Stresses above those listed under "Absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions for extended periods may affect device reliability Standard CMOS handling procedures should be employed to avoid possible damage to device.

ELECTRIC OPERATING CHARACTERISTICS

Characteristic	Symbol	Min	Nom	Mex	Unit
Positive supply voltage	V*	4.75	5	5.25	V
Negative supply voltage	V-	-5.25	-5	-4.75	٧
V ⁺ operating current	1+	-	10	30	mA
V operating current	1-	- 20	-7	-	mA

D.C. AND OPERATING CHARACTERISTICS

87D 08662

DT-75-33-05

TA=0°C to +70°C, V+ = +5 V±5%, V⁻ = -5 V±5%, GND=0 V (Unless otherwise noted)

DIGITAL INTERFACE

Characteristic	Symbol	Min	Typ*	Max	T
Input current (VILmin < VI < VIHmax)			170	Max	Unit
Output low level current (VOL = 0.4 V)		-50		50	μΑ
Output high level current (VOH=2.4 V)		800			μА
Input low voltage				-40	μΑ
Input high voltage	VIL	GND		0.8	V
Input negative voltage	V _{IH}	2		٧+	V
mipar riciative voltage	V _{in}	V-		-4	

 $^{^{\}bullet}\,$ Typical values are for TA $\approx 25^{\circ}\text{C}$ and nominal power supply values

ANALOG INTERFACE, FILTERS INPUTS AND OUTPUTS (RAI-RFO, EXI-ATO)

Characteristic	Symbol	Min	Tues		
input leakage current (-3 V <vin<+3 td="" v)<=""><td></td><td></td><td>Typ*</td><td>Max</td><td>Unit</td></vin<+3>			Typ*	Max	Unit
Input resistance	<u>'L</u>	- 10		10	μA
Input voltage swing	R _I		3		MΩ
Output offset voltage	V _{IN}	-3	_	+3	٧
Output voltage swing (RL>10 kΩ)	Vof	-500		+500	mV
Load capacitance	vos	2		+2	V
oad resistance	OL			20	рF
Signal distortion	RL	10			kΩ
- Gran antarion	D		-40		dB

ANALOG INTERFACE, TRANSMIT OUTPUT (ATO) EXI connected to GND

Characteristic	Symbol	Min			
Output offset voltage		With	Typ*	Max	Unit
	V _{OF}	- 500		+500	mV
Output voltage swing (R _L / 10 kΩ, C _L = 20 pF)		_			
Carriers	v _o		2.2		Vpp
Answer/Originate amplitude ratio	A _R	-1		+1	dB
Guard tone 1800 Hz	Vo		1.1		
2400 Hz with 1800 Hz	V _O		1.9		<u>V</u> pp
TS attenuation	Ат	55	— "" —		V _{pp}

ANALOG INTERFACE, RECEIVE DEMODULATOR INPUT (RDI)

Characteristic					
Serial capacitor from RFO	Symbol	Min	Тур*	Max	Unit
	Clink**	-1	10		
Maximum detection level to valid DCD output	NI	<u>-</u> _	9.8		μ-
Minimum detection level to valid DCD output	N2				m∨p
Hysteresis effect			13.8		mVp
	N1/N2	2	-	5	d₿

^{**} This capacitor must be unpolarized type capacitor

DYNAMIC CHARACTERISTICS

87D 08663

DT-75-33-05

RECEIVE FILTER TRANSFER CHARACTERISTICS IN DPSK

LOW CHANNEL

Characteristic		Symbol	Min	Тур°	Max	Unit
Absolute passband gain at	1200 Hz	GA		+6	_	dB
Relative gain to GA at	600 Hz	GR		- 45	-	dB
	900 Hz		_	-0.5		dB
	1500 Hz		_	+0.8		dB
	1800 Hz		_	- 50	-	dB
	2400 Hz		-	-65		d8

HIGH CHANNEL

Characteristic		Symbol	Min	Тур*	Max	Unit
Absolute passband gain at	2400 Hz	GA	_	+6	-	d₿
Relative gain to GA at	2100 Hz	GR	1	-0.2	-	d₿
	2700 Hz		1	+0.7	-	dB
	1800 Hz		-	-25	1	dB
	1200 Hz		-	-68	-	dB

RECEIVE FILTER TRANSFER CHARACTERISTICS IN FSK

In FSK the receive filter is the same as in DPSK but the sampling frequency is multiplied by a 14/15 ratio (i.e. 2400 Hz in DPSK becomes 2240 Hz in FSK).

LOW CHANNEL

Characteristic		Symbol	Min	Typ*	Max	Unit
Absolute passband gain at	1120 Hz	GA	-	+6	-	ď₿

HIGH CHANNEL

Characteristic		Symbol	Min	Тур*	Max	Unit
Absolute passband gain at	2240 Hz	GA	_	+6	_	dB

T-75-33-05

SUMMARY OF THE DIFFERENCES BETWEEN BELL 212A AND V22 A-L

87D 08664

Feature	BELL 212A	V22
Low speed mode	0-300 bps FSK	600 bps DPSK
Guard tone	No	1800 Hz optional*
Answer tone	2225 Hz	2100 Hz
Character length in asynchronous mode in DPSK	9, 10 bits	8, 9, 10, 11 bits**
Over speed mode in asynchronous mode in DPSK	No	Yes**
64 spaces detection	No	Yes

Table 10


- 550 Hz may be externally generated and -added to the transmit signal through EXI.
 Features of V22 are available in BELL 212A on the chip.

All these differences are taken into consideration inside the TSG7515


CASE CB-132



P SUFFIX PLASTIC PACKAGE




C SUFFIX CERAMIC PACKAGE




This is advance information and specifications are subject to change without notice. Please inquire with our sales offices about the availability of the different packages.


DT-75-11-33 87D 09185 case outlines




D T-75-11-33 87D 09186 case outlines



DT.75-11-33 87D 09187 case outlines



DT-75-11-33 87D 09188 case outlines



Dimensions in millimeters