

SEMICONDUCTOR, INC.

The TQ8223 is a multi-configuration SONET/SDH OC48/STM16 CDR/DEMUX that regenerates and re-times serial 2.48832 Gb/s data. It recovers the 2.48832 GHz clock from the data stream and frequency divides it to generate control signals and clocks used to perform the demultiplexing function.

The TQ8223 is extremely flexible for telecom, ATM and networking applications. The serial 2.48832 Gb/s data stream is demultiplexed into a 32-bit wide 77.76 MHz TTL data bus. Internal data inversion is also available. The device generates byte-wise parity check bits for the demultiplexed data and provides associated clock outputs for the different modes. Parity checking is not required for normal device operation.

The TQ8223 provides added flexibility through a selectable internal/external Voltage Controlled Oscillator(VCO) as well as a selectable internal Phase Locked Loop (PLL). If an external high frequency clock is utilized a single-ended or differential AC coupled clock may be used.

The internal PLL contains a NRZ phase detector which enables it to adjust the phase of the internal clock such that sampling of the incoming data stream occurs in the middle of the the data eye. An offset control allows adjustment ±125 pS around this nominal position.

Operating from a single +5V supply, the TQ8223 provides fully compliant functionality and performance.

The TQ8223 is fully compliant with SONET/SDH jitter tolerance and transfer specifications. A TTL level LOCK signal is supplied to indicate when the frequency difference between the internal 38.88 MHz clock and the external 38.88 MHz clock is less than 488 ppm.

TQ8223


PRELIMINARY DATA SHEET

OC48/STM16 DEMUX/CDR with Differential Input

Features

- Single-chip 1:32 Demultiplexer with integrated clock and data recovery
- · Differential Analog Data Input
- SONET/SDH compliant for 2.48832 Gb/s jitter tolerance & transfer
- Internal PLL with NRZ phase detector ensures sampling of incoming data stream occurs in center of data eye
- Static phase adjustment on recovered clock position
- High speed input data bit slipper for use in framing
- External RC-based loop filter
- Four output clock rates at 311.04, 155.52, 77.76, and 38.88 MHz.
- Internal byte-wise even/odd parity bit generator (mode programable)
- Direct-coupled TTL low-speed outputs
- 23mm 208-pin BGA package
- 5V single supply
- -40 to +125°C case operating temperature.






PRELIMINARY DATA SHEET

Function Description Data Regeneration

The TQ8223 recovers and regenerates serial 2.48832 Gb/s data received at DIN and NDIN. The data recovery can be optimized by adjusting the input data re-timing clock phase at PHADJ. The PHADJ range is 2.5 +/- 0.5V. This corresponds to a centered sampling point when PHADJ is 2.5V and a -128 pS or +128 pS offset for 3V and 2V repectively. PHADJ must be externally supplied. See the figure below.

PHADJ Operation



The regenerated data is then re-synchronized by retiming it with the active 2.48832 GHz clock. (Negative edge triggered sampling is used.)

The regenerated data can be inverted by tying the DATINV pin to VEE.

Bit Slipper

The TQ8223 can slip a bit on the incoming data stream. An active low PECL pin, SLIP, causes the TQ8223 to skip over one incoming data bit. This can be done for framing purposes.

Timing Generation

The TQ8223 can receive an external 2.48832 GHz (nominal) reference clock or generate a 2.48832 GHz clock through an internal VCO. The output of the active clock can be monitored at HKCOUT which provides a 30mV_{DD} output.

Internal Clock VCO and PLL

Figure 8 contains a reference diagram of operation with the internal clock and PLL. The internal clock is selected if the CLKSEL is tied to VDD and the external power supply pin, VOSC, is tied to VDD. CLKIN must be tied to VEE through a $10k\Omega$ resistor when the internal clock is used.

The internal PLL is comprised of a NRZ phase detector, a charge pump, and the internal VCO. This NRZ phase detector's phase error signals are integrated by the Charge Pump block which then provides a VCO tune voltage at VTUNEO. See Table 5 for loop filter values. The internal PLL is completed by connecting VTUNEO to VTUNE. The purpose of the internal PLL is to adjust the phase of the internal VCO such that the negative edge of the internal sampling clock is in the center of the data eye. A phase offset can be added by adjusting the PHADJ input voltage. A 38.88 MHz PECL clock must be provided at HINTCLK to aid PLL acquisition.

The internal PLL provides an active high LOCK signal if the frequency difference between the internal VCO and the 38.88 MHz hint clock remains less than 488 ppm. If the frequency difference becomes greater than 488 ppm then the LOCK signal deasserts low. The LOCK signal will assert high when the frequency difference is less then 122 ppm or 30 ppm. This hysteresis set point is programmable and is determined by PPMSEL. When PPMSEL is tied to VEE the LOCK set point is 30 ppm, when PPMSEL is tied to VDD the LOCK set point is 122 ppm.

LOCK Signal Hysteresis







Figure 2. PLL and Lock Detector Block Diagram



External Clock VCO and PLL

The received clock can be either single-ended or differential and is an AC coupled input on CKIN and NCKIN. The external clock is selected as the active clock if CLKSEL is tied to VEE. VOSC and VTUNE must be tied to VEE when using an external VCO. If the external clock is single ended the unused input must be externally terminated through a capacitor to an AC ground. The internal NRZ phase detector generates

PHREF and DCREF which, when connected to an external integrator, may be used to tune the external VCO.



PRELIMINARY DATA SHEET

Internal Clock VCO and External PLL

See Figure 9 for a reference diagram of operation with the internal clock and external PLL. PHREF and DCREF must be connected to an external integrator. The output of the integrator is then connected to VTUNE, completing the PLL.

Output Clocks

The TQ8223 provides an internal Clock Divider which frequency divides the active 2.48832 GHz clock (internal or external source as selected by CLKSEL). The output of the Clock Divider supplies the internal clock signals necessary for the re-timing function and demultiplexing function. Clock Divider block also outputs four external clocks: a differential 311.04 MHz PECL clock at CK311 and NCK311, a 155.52MHz PECL clock at CK155, a 77.76 MHz TTL clock at CK78T, and a 38.88 MHz PECL clock at CK39. Note that the clock frequencies given above are dependant upon using the part at 2.48832 GHz.

Data Demultiplexer and Parity Generator

The TQ8223 can be configured to run in one of two modes. The demultiplexing modes are set by fixing the MODE1 and MODE0 package pins according to the following table.


MODE1	MODE0	Demultiplexing Mode
VEE	N.C.	1:32
VEE	VEE	ALL 1's OUTPUTS

For all modes the first high speed input bit in time appears on RQ11, which is the most significant bit. Subsequent input data is output sequentially to RQ12-RQ48. Byte #1, RQ11-RQ18, is the most significant byte. Odd or even parity selection is programmable by PARSEL. If PARSEL is left open (N.C.) the parity is even. If PARSEL is tied to VEE the parity is odd.

In a 1:32 demultiplexing application, the TQ8223 regenerates the serial 2.48832 Gb/s data stream and re-times it with the negative edge of the active 2.48832 GHz clock. The re-timed serial data stream is then 1:32 demultiplexed by the DEMUX block into an 32-bit wide 77.76 MHz data bus at RQ11-RQ48. A parity bit is generated for each byte, and transmitted in parallel to the data at RQPAR(1:4). The 32-bit wide data plus four parity bits are then clocked out on the falling edge of the internally generated 77.76 MHz clock. See Figure 6.



Figure 3. TQ8223 Pinout - Top View



Note: Heat Spreader is at VDD volts.



PRELIMINARY DATA SHEET

Table 1. Signal Description

Pin No.	Grid Ref.	Signal	Type & Freq/Bit Rate Description	on
Data Dem	ultiplexing	Configuration	on	
50 49	A3 B3	MODE0 MODE1	Input DC Input DC	(MODE1 = N.C., MODE0 = N.C.) = Do Not Use; (MODE1 = N.C., MODE0 = VEE) = 1:16 demultiplexing; (MODE1 = VEE, MODE0 = N.C.) = 1:32 demultiplexing; (MODE1 = VEE, MODE0 = VEE) = all 1's output.
2.5Gb/s Ir	nput Interfa	ce		
30 29	A8 A9	DIN NDIN	Input AC 2.48832 Gb/s	High speed differential data input. Must be AC coupled. The input is internally terminated by $R_T \Omega$ to $V_{TD1,2}$.
26,27,28 31,32,33	B9,C9,D9 B8,C8,D8		Input Analog DC Input Analog DC	Input signal termination voltage, nominally at V _{DD} -2.8V.
46	B4	DATINV	Input Analog DC	DIN complement select signal. N.C. = true; VEE =complement
77.76Mb/	s Interface			
142	U12	RQ11	Output TTL 77.76 MHz	Byte #1. Most significant Byte (MSB). Parallel data bit. RQ11 is the most significant bit.
141	P11	RQ12	Output TTL	Parallel data bit
140	R11	RQ13	Output TTL	Parallel data bit
139	T11	RQ14	Output TTL	Parallel data bit
136	P10	RQ15	Output TTL	Parallel data bit
135	R10	RQ16	Output TTL	Parallel data bit
134	U10	RQ17	Output TTL	Parallel data bit
133	U9	RQ18	Output TTL	RQ18 is the least significant bit of the MSB (Byte #1)
131	P9	RQPAR1	Output TTL	Parity bit signal for the 8-bit wide data at RQ11 to RQ18. The parity bit is simultaneous with the byte wide data at RQ11-RQ18 from which it was calculated.
125	U7	RQ21	Output TTL 77.76 MHz	Byte #2 RQ21 is the most significant bit.
124	T7	RQ22	Output TTL	Parallel data bit
123	U6	RQ23	Output TTL	Parallel data bit
122	R7	RQ24	Output TTL	Parallel data bit
119	U5	RQ25	Output TTL	Parallel data bit
118	R6	RQ26	Output TTL	Parallel data bit
117	T5	RQ27	Output TTL	Parallel data bit
116	U4	RQ28	Output TTL	RQ28 is the least significant bit of Byte#2



PRELIMINARY DATA SHEET

Table 1. Signal Description (continued)

Pin No.	Grid Ref.	Signal	Type and Freq. or Bit Rate	Description
130	R9	RQPAR2	Output TTL	Parity bit signal for the 8-bit wide data at RQ21 to RQ28. The parity bit is simultaneous with the byte wide data at RQ21-RQ28 from which it was calculated.
90	L2	RQ31	Output TTL 77.76 Mb/s	Byte #3 RQ31 is the most significant bit.
89	P1	RQ32	Output TTL	Parallel data bit
88	N1	RQ33	Output TTLL	Parallel data bit
87	M1	RQ34	Output TTL	Parallel data bit
84	K3	RQ35	Output TTL	Parallel data bit
83	K2	RQ36	Output TTL	Parallel data bit
82	K1	RQ37	Output TTL	Parallel data bit
81	J3	RQ38	Output TTL	RQ38 is the least significant bit of Byte #3
79	J2	RQPAR3	Output TTL	Parity bit signal for the 8-bit wide data at RQ31 to RQ38. The parity bit is simultaneous with the byte wide data at RQ31-RQ38 from which it was calculated.
73	G1	RQ41	Output TTL 77.76 Mb/s	Byte #4 RQ41 is the most significant bit.
72	G2	RQ42	Output TTL	Parallel data bit
71	F1	RQ43	Output TTL	Parallel data bit
70	F2	RQ44	Output TTL	Parallel data bit
67	E1	RQ45	Output TTL	Parallel data bit
66	E2	RQ46	Output TTL	Parallel data bit
65	F3	RQ47	Output TTL	Parallel data bit
64	D1	RQ48	Output TTL	RQ48 is the least significant bit of the LSB (Byte #4)
78	J1	RQPAR4	Output TTL	Parity bit signal for the 8-bit wide data at RQ41 to RQ48. The parity bit is defined to be in parallel with the byte wide data at RQ41-RQ48 from which it was calculated.
170	P17	CK311	Output PECL 311.04 MHz	311.04 MHz differential clock output. Must be externally terminated by $R_{Te} \; \Omega$ to $V_{TTe}.$
171	N17	NCK311	Output PECL 311.04 MHz	Complement of CK311 Must be externally terminated by $R_{Te} \Omega$ to V_{TTe} .
169	N16	CK155	Output PECL 155.52 MHz	155.52 MHz clock output.
168	M15	CK78T	Output TTL 77.76 MHz	77.76 MHz clock output.
167	N15	CK39	Output PECL 38.88 MHz	38.88 MHz clock output.
Phase-lo	cked Loops	Elements		
182	J14	VOSC	Analog Power Supply	Analog power supply for the internal VCO. VEE = VCO OFF; VDD = VCO ON
181	K17	VTUNE	Input Analog	Frequency tune voltage for internal VCO. Negative tune slope. Must be tied to VEE when using an external VCO.



PRELIMINARY DATA SHEET

Table 1. Signal Description (continued)

Pin No.	Grid Ref.	Signal	Type and Freq. or Bit Rate	Description
8	C13	CKIN	Input AC 2.48832 GHz	High frequency clock input. The differential inputs must be AC coupled and externally terminated by $R_{Te}\Omega$ to $V_{TTe}.$ Must be externally terminated by $10k\Omega$ to VEE when internal VCO is used.
7	B15	NCKIN	Input AC 2.48832 GHz	Complement of CKIN. Must be left open when internal VCO is used .
164	T17	HINTCLK	Input PECL	38.88 MHz PECL hint clock to aid PLL acquistion.
176	M17	HCKOUT	Output AC 2.48832 GHz	High speed clock monitor. 30mVpp with a 50Ω load.
199	F17	CLKSEL	Input DC	Clock select signal for choosing between external or internal clock source as the active clock. NC =Internal VCO; V_{EE} = External VCO. When external VCO is chosen, the internal VCO is forced to a fixed logic state even if powered.
12	B12	PHREF	Output Analog	Phase detector output. Requires external pull-up resistor to $\ensuremath{V_{DD}}.$
11	B13	DCREF	Output Analog	Phase detector reference output. Requires external pull-up resistor to V _{DD} .
183	J15	PHADJ	Input Analog	Phase detector static offset. Nominally at 2.1V. The full range of 2.1 +/- 0.625 V produces a -/+125 ps offset between the center of the data eye and the falling edge of the sampling clock. PHADJ has an internal default of 2.1V.
180	L17	VTUNEO	Output Analog	Internal PLL charge pump output.
194	F16	LOCK	Output TTL	Internal PLL lock detector. Remains high when frequency difference between internal and external reference clocks is less than 488 ppm. Accuracy of LOCK detect circuitry is related to the accuracy of the external HINTCLK. Can be tied to LOCKREF.
195	G17	LOCKREF	Input TTL	Forces internal PLL to lock to external reference clock when LOCKREF is low.
200	E15	PPMSEL	Input TTL	LOCK signal lower hysterisis level. When PPMSEL=VDD the LOCK signal will return to a high state when the frequency difference between the internal and external reference clocks is less than 122 ppm from HINTCLK. When PPMSEL=VEE the LOCK will return to a high state when the frequency difference is less than 30 ppm from HINTCLK.
Power Pi	ins and Test	Pins		
202	D17	RSTN	Input PECL	Chip reset (active low) Normally tied to RESET. When not used must be tied to VDD through $R_{Te}\Omega$
201	E17	SLIP	PECL	Slips demultiplexer 1 Bit at each negative edge, can be used once every 3ns. When not used must be tied to VTT.
162	R16	PARSEL	TTL	When PARSEL=N.C. parity bits generated are even. When PARSEL=VEE parity bits generated are odd.



PRELIMINARY DATA SHEET

Table 1. Signal Description (continued)

Pin No.	Grid Ref.	Signal	Type and	Freq. or Bi	t Rate	Descripti	on			
14	C11	RESET	Input PE	CL		High speed reset allows for multiple demux synchronization. Normally tied to RSTN. When not used must be tied to VDD through $R_{Te}\Omega$				
159	U17	ID	Output A	nalog		Part level ID=##.	identification	on. Voltage	at ID indica	ites device type
197	F14	TB_UPDN	Factory 1	est		For testin	g purposes	only. Must	be tied to	VEE.
198	E16	TESTMOD	E Factory	Test		For testin	g purposes	only. Must	be tied to	VEE.
24,25	A10,B10	CVDD	Analog P	ower Supply	/	Differentia	al Data Inpu	ıt positive s	supply volta	ge
35,36	B7,C7	CVEE	Analog P	ower Supply	/	Differentia	al Data Inpu	it supply re	turn	
187	H14	PLLVDD		ower Supply			ive supply \			
188	H15	PLLVEE	Analog P	ower Supply		PLL supp	ly return.			
Signal	0 113						<u>, </u>			
VDD		ail supply vo	oltage	6,C14 74,H4 157,P14 207,C15	9,D12 94,M4 161,N14 208,C16	42,C6 109,P5 172,L14	48,D5 113,R5 173,L15	54,C3 114,P6 178,K15	55,D3 126,P8 192,G14	53,D4 158,R15 206,D14
IOVDD	I/O Posit supply vo			5,D13 91,L4 166,M14	10,B14 80,J4 177,K14	13,C12 132,T9 191,G15	21,C10 104,P3 203,E14	20,D10 120,P7 204,D15	62,F4 143,T12 103,P4	68,G4 146,P12 147,R12
VEE	Negative rail supply voltage			105,R3 155,T15 205,D16 76,H2	106,T2 156,T16 1,B16 137,T10	112,U3 163,P16 2,C17	115,T4 174,M16 43,D6	128,T8 184,J16 51,A2	153,P13 102,P2 52,B2	154,R14 193,G16 61,E3
IOVEE	I/O Negat supply vo			101,N3 63,C1	93,M3 60,D2	129,U8 77,H1	138,U11 85,K4	150,R13	175,L16	15,D11
NC	DO NOT C	CONNECT		3,B17 40,B6 75,H3 99,R2 127,R8 47,C4 39,A5 179,K16	16,A15 41,B5 86,L1 100,N4 148,T13 160,P15 38,D7 190,A17	17,A14 56,A1 92,L3 107,U1 149,T14 34,A7 4,A16	18,A13 57,E4 95,R1 108,U2 151,U15 144,U13 44,C5	19,A12 58,B1 96,M2 110,R4 152,U16 145,U14 45,A4	22,B11 59,C2 97,T1 111,T3 165,R17 186,H17 37,A6	23,A11 69,G3 98,N2 121,T6 196,F15 185,J17 189,H16



PRELIMINARY DATA SHEET

Table 2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Supply voltage	VDD-VEE	GND	7.0	V
Internal VCO Supply voltage	VOSC	VEE-0.5	VDD+0.5	V
DIN,NDIN termination voltage	VTD	VEE-0.5	VDD+0.5	V
Inputs/Outputs		VEE-0.5	VDD+0.5	V
Storage Temperature	Tstg	-55	150	oC.
Maximum Case Operating Temp	erature, Tc		125	oC
Maximum junction temperature	Tj		150	oC.
Electrostatic Discharge (100 pF,	1.5 k Ω)		1000	V

Table 3. DC Operating Ranges

Signal	Symbol	Parameter	Min	Тур	Max	Units
VDD-VEE	V_{DD} - V_{EE}	Supply voltage range	4.75	5.00	5.25	V
(Note 1)						
VOSC	V _{osc}	Internal VCO supply	-	VDD	-	V
(Note 1)	l _{osc}	Supply current for internal VCO		14		mA
PLLVDD-PLLVEE	P _{VDD} -P _{VEE}	PLL supply voltage	-	VDD	-	V
(Note 1)	I_{PLL}	Supply current for internal VCO			40	mA
VTD	V_{TD}	V _{TD} supply voltage range		VDD-2.8	8	V
(Note 1)	I_{TD}	V _{TD} termination supply current (Note 2)			30	mA
	R_{TD}	DIN/NDIN Termination resistance	45	50	55	Ω
CVDD-CVEE	C _{VDD} -C _{VEE}	Input Comparator supply voltage	-	VDD	-	V
(Note 1)	I_{PLL}	Supply current for internal VCO			20	mA
Tc	Case temp	perature	-40		125	οС

Notes: 1. No special power up sequence is required.

2. VEE ,VTD at operating range.

Table 4. Power Dissipation

Low Speed Outputs	VDD (V)	Typ Power (W)	Max Power (W)
Open	5.0	3.12	3.48
Open	5.25	3.80	4.24
Fully Loaded	5.0	3.22	3.59



PRELIMINARY DATA SHEET

Table 5. Recommended External Loop Filter Values

REFCLK	Resistor	Capacitor	Capacitor
Frequency	Value R1	Value C1	Value C2
(MHz)	(Ω)	(μF)	(pF)
38.88	68	0.33	133




Table 6. VCO Control Signal Specifications

Signal	Symbol	Parameter	Min	Тур	Max	Units
VTUNEO	V _{range}	VTUNEO voltage range (Note 1)		2.5		V
	KVCO	VCO VTUNE voltage gain		500		MHz/V
	f _{range}	VCO frequency range when using internal PLL	1	1950 - 2700		MHz

Notes: 1. A VTUNEO voltage of 2.5V corresponds to approximatey a 2.5GHz center frequency.

Table 7. High Speed Signal Specification

Signal	Symbol	Description	Min N	om (Note 1)	Max	Units
CLKIN	t _{cki}	Input clock period	370.4 ps	401.88 ps	250 ns	
NCLKIN	t_{ckdc}	Input clock duty cycle	40	50	60	%
	V_{amp}	Input clock differential peak to peak voltage	1000	1200	1400	mV
HCKOUT	t _{cko}	High speed output clock period	-	401.88	-	ps
	V_{amp}	High speed output clock peak-to-peak voltage	10	-	-	mV_{pp}
	R _{Te}	High speed output clock output impedance	45	50	55	Ω

Note 1: All NOM specifications apply under the following conditions. Input data pattern: $$2^{23}$$ -1 PRBS

Input data pattern: 2²³ -1 PRBS Input data rate: 2.48832 Gbps Input clock frequency: 2.48832 GHz Input data rise/fall time (20 %/80 %) >100 p



PRELIMINARY DATA SHEET

Table 8. Jitter Generation Performance

Signal	Jitter Generation	Nom	Max	Units
CK155	J _{PP}	6.2		ps
	J_{RMS}	0.84		ps

Note: The method used is outlined in a Jitter Bench

Application Note available upon request. The values listed as nominal were performed under the following conditions: Data Rate = 2.48832 Gb/s


VDD = 5 V Tcase = 60 C

Table 9. Jitter Tolerence Performance

Symbol	Description
J _{tolerence}	The TQ8223 CDR exceeds the SONET/SDH Jitter Tolerence Template
	according to the figure below.

Note: The method used to measure Jitter Tolerence is outlined in a Jitter Bench application note available upon request.

Figure 4. Jitter Tolerence





PRELIMINARY DATA SHEET


Table 10. Jitter Transfer Performance

Symbol	Description	Nom	Max	Units
J _{peaking}	Peak Gain in Transfer Curve	0.05	0.1	dB
f_{c}	Corner Frequency Transfer Curve	1.76	2.0	MHz

Note: Jitter Transfer measurments were
 performed with the PLL loop filter values
 specified in Table 5. The method used is
 outlined in a Jitter Bench application note
 available upon request. The values listed as nominal were performed under the following conditions: VDD = 5 V

Tcase = 60 C

Figure 5. Typical Jitter Transfer Curve





PRELIMINARY DATA SHEET

Table 11. Data Channel Specifications (Note 4)

Signal	Symbol	Description	Min	Nom	Max	Units
DIN	V _{dp-p}	(N)DIN outer eye differential pk-pk amplitude		1000	1600	mV _{pp}
NDIN		(N)DIN data rate		2.48832		Gb/s
	V_{sens}	Data channel sensitivity (Note 1)	40			mV
	V_{off}	(N)DIN differential offset voltage	-25		+25	mV
	T _{dead}	Data channel dead band (Note 2)			125	ps
	V_{hys}	Data channel hysteresis (Note 3)			5	mV

Note 1: Measured as the minimum inner eye amplitude of the data signal at DIN that can be correctly regenerated. Input clock/data phase and Data decision threshold optimized for sensitivity.

All specifications apply under the following conditions.

Input data pattern: 2^{23} -1 PRBS Input data rate: 2.48832 Gbps Input clock frequency: 2.48832 GHz Input data rise/fall time (20 %/80 %) >100 ps

Note 2: Measured as the input clock/data phase range over which errors can be detected at RQ11-18 in 1:8 mode. Specification applies under the following conditions:

- input data amplitude: < 375mV mean¹-mean⁰ - Input data rise/fall time (20 %/80 %) >100 ps

Note 3: Hysteresis is the difference in the decision threshold that results in error free operation of the channel when the decision threshold is first increased and then decreased and vice versa starting from a level that results in error free operation of the channel. The hysteresis specification applies for both the '1' and '0' signal levels. The DIN input conditions are the same as those listed in note 1 above.

Note 4: All amplitudes are differential peak-peak voltage



PRELIMINARY DATA SHEET

Table 12. TTL Interface Specifications

Signal	Symbol	Description	Min	Nom	Max	Units
CK78T	tckdc	Output clock duty cycle (Note 3)	40	50	60	%
	tckr	Output clock rise time (20% to 80%)			2000	ps
	tckf	Output clock fall time (20% to 80%)			2000	ps
	Voh	Output clock high level	2.4		V_{DD}	V
	Vol	Output clock low level	V_{EE}		0.4	V
	Cload	Output load capacitance		20		pF
RQ11-18	Tpd1	Output data delay 1 (Note 1)			1.8	ns
RQ21-28	Tpd2	Output data hold time (Note 1)			0	ns
RQ31-38	Voh	Output high voltage (Note 2)	2.4		V_{DD}	V
RQ41-48	Vol	Output low voltage (Note 2)	V_{EE}		0.4	V
RQPAR1	loh	Output high-level output current		50		mA
RQPAR2	lol	Output low-level output current		-20		mA
RQPAR3	Cload	Output load capacitance		20		pF
RQPAR4						
LOCK						
LOCKREF	Vih	Input high level	2.0		V_{DD}	V
PPMSEL	Vil	Inputt low level	V_{EE}		8.0	V
MODE(0:1)	•				
PARSEL						

Notes:

1.See Figure 6. Tpd1 and Tpd2 are specified relative to the falling edge of the CK78T signal. Output data edge jitter is not included in the specifications. The output data streams are assumed to be free of any skewing in time. The specifications apply under the following conditions:

Output data rise/fall time: <= 2000ps (20% to 80%) Output data: 2²³-1 PRBS, 32x78Mb/s

Output clock frequency: 77.76MHz

2. Output data level requirements apply under the following conditions: 2²³-1 PRBS, 32x78Mbit/s Output data:

Output clock frequency: 77.76MHz

3.Output clock duty cycle is measured at the mean voltage of the signal and nominal input clock frequency of 2.48832GHz.



PRELIMINARY DATA SHEET

Table 13. PECL Interface Specifications

Signal	Symbol	Description	Min	Nom(Note 4)	Max	Units
CK311	tckdc	Output clock duty cycle (Note 2)	40	50	60	%
NCK311	tckr	Output clock rise time (20% to 80%)			750	ps
CK155	tckf	Output clock fall time (20% to 80%)			750	ps
CK39	Voh	Output clock high level	V _{DD} -1.0	-	V_{DD} -0.6	V
(Note 1)	Vol	Output clock low level	V_{TTe}	-	V_{DD} -1.6	V
	Vamp	Output clock amplitude (Note 3)	+/-350	-	-	mV
SLIP	Vih	Input high level	V _{DD} -1.0	5	V _{DD} -0.4	V
RESET	Vil	Input low level	V_{TTe}		V _{DD} -1.55	V
RSNT	tif	Input fall time (20% to 80%)			750	ps
HINTCLK	tif	Input fall time (20% to 80%)			750	ps

Notes: 1.All specifications apply with signals terminated with $R_{Te} \Omega$ to V_{TTe} .

2.Output clock duty cycle is measured at the mean voltage of the signal and nominal input clock frequency of 2.48832 GHz.

3. The CK155 and CK39 clock output amplitude is measured with respect to the mean voltage of the signal.

4.All NOM specifications apply under the following conditions.

Input data pattern: 2²³ -1 PRBS
Input data rate: 2.48832 Gbps
Input clock frequency: 2.48832 GHz
Input data rise/fall time (20 %/80 %) >100 p

Figure 6 AC Timing: 77.76 Mb/s TTL Interface






Figure 7. Output Clock Timing Relationships




Table 14. Output Clock Timing Relationships

Symbol	Description	Тур Ма	ax Units
T _{CK155}	CK311 to CK155 timing relation	230	pS
T _{CK78}	CK311 to CK78 timing relation	1400	pS
T _{CK39}	CK311 to CK39 timing relation	700	pS



Typical Application

Figure 8. 1:32 Demultiplexing with Internal PLL






Figure 9. 1:32 Demultiplexing with Internal VCO and External PLL








Figure 10. 208-pin BGA Mechanical Dimensions



Bottom view



45° 0.5mm Chamfer

Note: Heat Spreader is at VDD volts.




Table 13. 200-pill box billicisions					
Symbol	Parameter	Min	Nom	Max	
A	Overall Thickness	1.45	1.55	1.65	
A1	Ball Height	0.60	0.65	0.70	
D	Body Size	22.80	23.00	23.20	
D1	Ball Footprint	20.32 (BSC.)			
E	Body Size	22.80	23.00	23.20	
E1	Ball Footprint	20.32 (BSC.)			
b	Ball Diameter	0.65	0.75	0.85	
С	Body Thickness	0.85	0.90	0.95	
aaa	Seating Plane Clearance			0.15	
е	Ball Pitch		1.27 TYP.		
P	Encapsulation Clearance	0.15			

Note: All dimensions in millimeters (mm)



PRELIMINARY DATA SHEET

The information provided herein is believed to be reliable; TriQuint assumes no liability for inaccuracies or omissions. TriQuint assumes no responsibility for the use of this information, and all such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. TriQuint does not authorize or warrant any TriQuint product for use in life-support devices and/or systems.

Copyright © 1999 TriQuint Semiconductor, Inc. All rights reserved.

Revision 0.2.A August 1999

