

The diagram shows the internal logic of the 74VHC00 IC. Key components include a Phase Detector, VCO, Control block, two MUX (Multiplexer) blocks, and two divider blocks ($\div 10$ and $\div 2$). The IC has 28 pins. The top pins (11-18) are labeled: 11 GND, 12 VDD, 13 NC, 14 TEST1, 15 TEST2, 16 NC, 17 NC, 18 GND. The bottom pins (19-25) are labeled: 19 EVDD, 20 PDR2, 21 QN, 22 Q, 23 PDR1, 24 GND, 25 AGND. The right pins (1-4, 26-28) are labeled: 1 NC, 2 NC, 3 NC, 4 NC, 26 AVDD, 27 NC, 28 NC. The top pins (5-10) are labeled: 5 NC, 6 NC, 7 GND, 8 REFCLK, 9 TESTIN, 10 NC. The internal logic shows a feedback loop from the output Q through a divider and MUX back to the VCO and Phase Detector. The Control block manages the VCO and the MUXes.

Various test modes on the chip simplify debug and testing of systems by slowing the clock output or by bypassing the PLL.

- *Output frequency range:*
200 MHz to 350 MHz
- *One differential PECL output:*
600 mV (min) swing
- *Common-mode voltage:*
 $V_{DD} - 1.2\text{ V (max)}$,
 $V_{DD} - 1.6\text{ V (min)}$
- *Period-to-period output jitter:*
30 ps peak-to-peak (typ)
120 ps peak-to-peak (max)
- *Reference clock input:*
20 MHz to 35 MHz TTL-level
crystal oscillator
- *Self-contained loop filter*
- *Optional 200-ohm pull-down
resistors for AC-coupled outputs*
- *+5 V power supply*
- *28-pin J-lead surface-mount
package*
- *Ideal for designs based on DEC
Alpha AXP™ processors*



TQ2059

Figure 2. Simplified Block Diagram




Table 1. Mode Selection

Mode	TEST1	TEST2	TESTIN ¹	REFCLK ²	Q, QN
1 (Test)	0	0	f_{TESTCLK}	"don't care"	$f_{\text{TESTCLK}} \div 20$
2 (Test)	0	1	"don't care"	"don't care"	0, 1
3 (Test)	1	0	f_{TESTCLK}	"don't care"	$f_{\text{TESTCLK}} \div 2$
4 (Bypass)	1	1	0	f_{REFCLK}	f_{REFCLK}
5 (Normal)	1	1	1	f_{REFCLK}	$10 \times f_{\text{REFCLK}}$ ³


Note: 1. In modes 1 and 3, TESTIN may be used to bypass the PLL. A clock input at TESTIN will be divided as shown.

2. REFCLK = 20 MHz to 35 MHz.

3. Q, QN = 200 MHz to 350 MHz.

Recommended Layout

(Not to scale)



8906218 0002888 6T8

Absolute Maximum Ratings

Storage Temperature	-65°C to +150°C
Ambient temperature with power applied	-55°C to +110°C
Supply voltage to ground potential	-0.5 V to +7.0 V
DC input voltage	-0.5 V to ($V_{DD} + 0.5$) V
DC input current	-30 mA to +5 mA
Package thermal resistance (MQuad)	$\theta_{JA} = 45^{\circ}\text{C/W}$
Die junction temperature	$T_J = 150^{\circ}\text{C}$

Note: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device.
The device should be operated only under the DC and AC conditions shown below.

DC Characteristics ($V_{DD} = +5\text{ V} \pm 5\%$, $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$)¹

Symbol	Description	Test Conditions	Min	Limits ¹ Typ	Max	Unit
V_{OH}	Output HIGH voltage	$V_{CC} = \text{Min PECL load}$	$V_{CC} - 1.20$		$V_{CC} - 0.50$	V
V_{OL}	Output LOW voltage	$V_{CC} = \text{Min PECL load}$	$V_{CC} - 2.00$		$V_{CC} - 1.60$	V
V_{CMO}	Output common mode voltage	PECL	$V_{CC} - 1.60$		$V_{CC} - 1.20$	V
V_{OUT}	Output differential voltage	PECL	0.6		1.2	V
V_{IH}^2	Input HIGH level	Guaranteed input logical HIGH Voltage for all inputs	2.0			V
V_{IL}^2	Input LOW level	Guaranteed input logical LOW Voltage for all inputs			0.8	V
I_{IL}	Input LOW current	$V_{DD} = \text{Max}$ $V_{IN} = 0.40\text{ V}$		-150	-400	μA
I_{IH}	Input HIGH current	$V_{DD} = \text{Max}$ $V_{IN} = 2.7\text{ V}$		0	25	μA
I_I	Input HIGH current	$V_{DD} = \text{Max}$ $V_{IN} = 5.3\text{ V}$		2	1000	μA
I_{DD}^3	Power supply current	$V_{DD} = \text{Max}$		85	120	mA
V_I	Input clamp voltage	$V_{DD} = \text{Min}$ $I_{IN} = -18\text{ mA}$		-0.70	-1.2	V

Capacitance

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
C_{IN}	Input Capacitance	$V_{IN} = 2.0\text{ V}$ at $f = 1\text{ MHz}$		6		pF
C_{OUT}	Output Capacitance	$V_{OUT} = 2.0\text{ V}$ at $f = 1\text{ MHz}$		9		pF

Notes: 1. Typical limits are at $V_{DD} = 5.0\text{ V}$ and $T_A = 25^{\circ}\text{C}$.

2. These are absolute values with respect to device ground and include all overshoots due to system or tester noise.

3. This parameter is measured with device not switching and unloaded.

TQ2059

AC Characteristics ($V_{DD} = +5\text{ V} \pm 5\%$, $T_A = 0\text{ }^{\circ}\text{C}$ to $+70\text{ }^{\circ}\text{C}$)

Symbol	Input Clock (REFCLK)	Test Conditions	Min	Typ	Max	Unit
t_{CPWH}	CLK pulse width HIGH	Figure 2	4	—	—	ns
t_{CPWL}	CLK pulse width LOW	Figure 2	4	—	—	ns
t_{IR}	Input rise time (0.8 V – 2.0 V)		—	—	2.0	ns

Symbol	Input Clock (REFCLK)	Test Conditions	Min	Typ	Max	Unit
t_{DR}, t_{DF}	Rise/fall time (20% – 80%)	Figure 2	100	220	350	ps
t_{CYC}	Duty-cycle	Figure 2	45	50	55	%
t_{JP}^2	Period-to-Period Jitter		—	30	120	ps
t_{SYNC}^3	Synchronization Time		—	10	500	μs

- Notes: 1. All measurements are tested with a REFCLK having a rise time of 0.5 ns (0.8 V to 2.0 V).
 2. Jitter specification is peak to peak. Period-to-Period jitter is the jitter on the output with respect to the output's previous crossing.
 3. t_{SYNC} is the time required for the PLL to synchronize and assumes the presence of a CLK signal.

Figure 1

PECL Test Load







Figure 2



28-Pin MQuad J-Leaded Package Mechanical Specification
(All dimensions in inches)



28-Pin MQuad Pin Description

Pin #	Pin Name	Description	I/O
1	NC	No Connect	—
2	NC	No Connect	—
3	NC	No Connect	—
4	NC	No Connect	—
5	NC	No Connect	—
6	NC	No Connect	—
7	GND	Ground	—
8	REFCLK	Reference Clock	I
9	TESTIN	Test Input	I
10	NC	No Connect	—
11	GND	Logic Ground	—
12	VDD	Logic VDD (+5 V)	—
13	NC	No Connect	—
14	TEST1	Test Control 1	I

Pin #	Pin Name	Description	I/O
15	TEST2	Test Control 2	I
16	NC	No Connect	—
17	NC	No Connect	O
18	GND	Ground	—
19	EVDD	VDD for ECL Output (+5 V)	—
20	PDR2	Pull-down Resistor 2 (200 Ω)	I
21	QN	Differential PECL Output (–)	O
22	Q	Differential PECL Output (+)	O
23	PDR1	Pull-down Resistor 1 (200 Ω)	I
24	GND	Ground	—
25	AGND	Analog Ground	—
26	AVDD	Analog VDD (+5 V)	—
27	NC	No Connect	—
28	NC	No Connect	—

TQ2059

Ordering Information

To order, please specify as shown below:

TQ2059-MC *High-Frequency Clock Generator*

Temperature range: 0°C to 70°C (Commercial)

Package: 28-Pin MQuad

Additional Information

For latest specifications, additional product information,
worldwide sales and distribution locations, and information about TriQuint:

Web: www.triquint.com **Tel:** (503) 615-9000

Email: sales@tqs.com **Fax:** (503) 615-8900

For technical questions and additional information on specific applications:

Email: applications@tqs.com

The information provided herein is believed to be reliable; TriQuint assumes no liability for inaccuracies or omissions. TriQuint assumes no responsibility for the use of this information, and all such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. TriQuint does not authorize or warrant any TriQuint product for use in life-support devices and/or systems.

Copyright © 1997 TriQuint Semiconductor, Inc. All rights reserved.

Revision 1.0.A October 1997