

TP5089



T-75-27-09

## TP5089 DTMF (TOUCH-TONE) Generator

### General Description

The TP5089 is a low threshold voltage, field-implemented, metal gate CMOS integrated circuit. It interfaces directly to a standard telephone keypad and generates all dual tone multi-frequency pairs required in tone-dialing systems. The tone synthesizers are locked to an on-chip reference oscillator using an inexpensive 3.579545 MHz crystal for high tone accuracy. The crystal and an output load resistor are the only external components required for tone generation. A MUTE OUT logic signal, which changes state when any key is depressed, is also provided.

### Features

- 3.5V-10V operation when generating tones
- 2V operation of keyscan and MUTE logic
- Static sensing of key closures or logic inputs
- On-chip 3.579545 MHz crystal-controlled oscillator
- Output amplitudes proportional to supply voltage
- High group pre-emphasis
- Low harmonic distortion
- Open emitter-follower low-impedance output
- SINGLE TONE INHIBIT pin

### Block Diagram




FIGURE 1

TL/H/5057-1

3



TP5089

**Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Operating Temperature -30°C to +60°C  
 Storage Temperature -55°C to +150°C  
 Maximum Power Dissipation 500 mW

Supply Voltage (V<sub>DD</sub> - V<sub>SS</sub>) 15V  
 Maximum Voltage at Any Pin V<sub>DD</sub> + 0.3V to V<sub>SS</sub> - 0.3V

**Electrical Characteristics** Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for V<sub>DD</sub> = 3.5V to 10V, T<sub>A</sub> = 0°C to +60°C by correlation with 100% electrical testing at T<sub>A</sub> = 25°C. All other limits are assured by correlation with other production tests and/or product design and characterization.


Parameter	Conditions	Min	Typ	Max	Units
Minimum Supply Voltage for Keysense and MUTE Logic Functions		<b>2</b>			V
Minimum Operating Voltage for generating tones		<b>3.5</b>			V
Operating Current Idle Generating Tones	Mute open R <sub>L</sub> = ∞ V <sub>DD</sub> = 3.5V	<b>25</b> <b>2.5</b>	<b>2</b> 1.1		μA mA
Input Resistors COLUMN and ROW (Pull-Up) SINGLE TONE INHIBIT (Pull-Down) TONE DISABLE (Pull-Up)		25 120	50		kΩ kΩ
Input Low Level				<b>0.2 V<sub>DD</sub></b>	V
Input High Level		<b>0.8 V<sub>DD</sub></b>			V
MUTE OUT Sink Current (COLUMN and ROW Active)	V <sub>DD</sub> = 3.5V V <sub>o</sub> = 0.5V	<b>0.4</b>			mA
MUTE Out Leakage Current	V <sub>o</sub> = V <sub>DD</sub>		<b>1</b>		μA
Output Amplitude Low Group	R <sub>L</sub> = 240 Ω V <sub>DD</sub> = 3.5V	<b>190</b>	250	<b>340</b>	mVrms
	R <sub>L</sub> = 240 Ω V <sub>DD</sub> = 10V	<b>510</b>	700	<b>880</b>	mVrms
Output Amplitude High Group	R <sub>L</sub> = 240 Ω V <sub>DD</sub> = 3.5V	<b>270</b>	340	<b>470</b>	mVrms
	R <sub>L</sub> = 240 Ω V <sub>DD</sub> = 10V	<b>735</b>	955	<b>1265</b>	mVrms
Mean Output DC Offset	V <sub>DD</sub> = 3.5V V <sub>DD</sub> = 10V		1.3 4.6		V V
High Group Pre-Emphasis		<b>2.2</b>	2.7	<b>3.2</b>	dB
Dual Tone/Total Harmonic Distortion Ratio	V <sub>DD</sub> = 4V, R <sub>L</sub> = 240 Ω 1 MHz Bandwidth	<b>-22</b>	-23		dB
Start-Up Time (to 90% Amplitude)			<b>3</b>	<b>5</b>	mS

Note 1: R<sub>L</sub> is the external load resistor connected from TONE OUT to V<sub>SS</sub>.  
 Note 2: Crystal specification: Parallel resonant 3.579545 MHz, R<sub>g</sub> ≤ 150 Ω, L = 100 mH, C<sub>0</sub> = 5 pF, C<sub>1</sub> = 0.02 pF.

T-75-27-09

TP5089

**Connection Diagram**



TL/H/6057-2

Top View

Order Number TP5089N or TP5089WM  
See NS Package N16A and M16B

**Pin Descriptions**

Symbol	Description
V <sub>DD</sub>	This is the positive voltage supply to the device, referenced to V <sub>SS</sub> . The collector of the TONE OUT transistor is connected to this pin.
V <sub>SS</sub>	This is the negative voltage supply. All voltages are referenced to this pin.
OSC IN, OSC OUT	All tone generation timing is derived from the on-chip oscillator circuit. A low cost 3.579545 MHz A-cut crystal (NTSC TV color-burst) is needed between pins 7 and 8. Load capacitors and a feedback resistor are included on-chip for good start-up and stability. The oscillator stops when column inputs are sensed with no valid input having been detected. The oscillator is also stopped when the TONE DISABLE input is pulled to logic low.
Row and Column Inputs	When no key is pushed, pull-up resistors are active on row and column inputs. A key closure is recognized when a single row and a single column are connected to V <sub>SS</sub> , which starts the oscillator and initiates tone generation. Negative-true logic signals simulating key closures can also be used.
TONE DISABLE Input	The TONE DISABLE input has an internal pull-up resistor. When this input is open or at logic high, the normal tone output mode will occur. When TONE DISABLE input is at logic low, the device will be in the inactive mode, TONE OUT will be at an open circuit state.

Symbol  
MUTE Output

Description  
The MUTE output is an open-drain N-channel device that sinks current to V<sub>SS</sub> with any key input and is open when no key input is sensed. The MUTE output will switch regardless of the state of the SINGLE TONE INHIBIT input.

SINGLE TONE INHIBIT Input

The SINGLE TONE INHIBIT input is used to inhibit the generation of other than valid tone pairs due to multiple row-column closures. It has a pull-down resistor to V<sub>SS</sub>, and when left open or tied to V<sub>SS</sub> any input condition that would normally result in a single tone will now result in no tone, with all other functions operating normally. When tied to V<sub>DD</sub>, single or dual tones may be generated, see Table II.

TONE OUT

This output is the open emitter of an NPN transistor, the collector of which is connected to V<sub>DD</sub>. When an external load resistor is connected from TONE OUT to V<sub>SS</sub>, the output voltage on this pin is the sum of the high and low group sine-waves superimposed on a DC offset. When not generating tones, this output transistor is turned OFF to minimize the device idle current. Adjustment of the emitter load resistor results in variation of the mean DC current during tone generation, the sine-wave signal current through the output transistor, and the output distortion. Increasing values of load resistance decrease both the signal current and distortion.

**Functional Description**

With no key inputs to the device the oscillator is inhibited, the output transistor is pulled OFF and device current consumption is reduced to a minimum. Key closures are sensed statically. Any key closure activates the MUTE output, starts the oscillator and sets the high group and low group programmable counters to the appropriate divide ratio. These counters sequence two ratioed-capacitor D/A converters through a series of 28 equal duration steps per sine-wave cycle. The two tones are summed by a mixer amplifier, with pre-emphasis applied to the high group tone. The output is an NPN emitter-follower requiring the addition of an external load resistor to V<sub>SS</sub>. This resistor facilitates adjustment of the signal current flowing from V<sub>DD</sub> through the output transistor.

The amplitude of the output tones is directly proportional to the device supply voltage.



Functional Description (Continued)

TABLE I. Output Frequency Accuracy


Tone Group	Valid Input	Standard DTMF (Hz)	Tone Output Frequency	% Deviation from Standard
Low Group $f_L$	R1	697	694.8	-0.32
	R2	770	770.1	+0.02
	R3	852	852.4	+0.03
	R4	941	940.0	-0.11
High Group $f_H$	C1	1209	1206.0	-0.24
	C2	1336	1331.7	-0.32
	C3	1477	1486.5	+0.64
	C4	1633	1639.0	+0.37

TABLE II. Functional Truth Table

SINGLE TONE INHIBIT	TONE DISABLE	ROW	COLUMN	TONE OUT		MUTE
				Low	High	
X	0	O/C	O/C	0V	0V	O/C
X	X	O/C	O/C	0V	0V	O/C
X	0	One	One	$V_{OS}$	$V_{OS}$	0
X	1	One	One	$f_L$	$f_H$	0
1	1	2 or More	One	—	$f_H$	0
1	1	One	2 or More	$f_L$	—	0
1	1	2 or More	2 or More	$V_{OS}$	$V_{OS}$	0
0	1	2 or More	One	$V_{OS}$	$V_{OS}$	0
0	1	One	2 or More	$V_{OS}$	$V_{OS}$	0
0	1	2 or More	2 or More	$V_{OS}$	$V_{OS}$	0

Note 1: X is don't care state.

Note 2:  $V_{OS}$  is the output offset voltage.



\*Adjust  $R_E$  for desired tone amplitude.

FIGURE 2. Typical Application

TL/H/6057-3