
### 捷多邦,专业PCB打样工厂,24小时加急出货TNETA1630 622.08-MHz CLOCK-GENERATION DEVICE

SDNS029C - OCTOBER 1994 - REVISED DECEMBER 1995

- Generates a 622.08-MHz Clock From a 19.44-MHz TTL Clock
- Provides Differential Pseudo-ECL (PECL)
  Outputs
- Operates From a Single 5-V Power Supply
- Packaged in 20-Pin Plastic Small-Outline (DW) Package


#### description

The TNETA1630 is a 622.08-MHz clockgeneration device that utilizes a TTL-clock input at 19.44 MHz. The 622.08-MHz clock is provided on differential pseudo-ECL (PECL) outputs. The device operates from a single 5-V power supply. An internal second-order low-pass filter is used to reduce jitter.



NC - No internal connection

#### functional block diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### TNETA1630 622.08-MHz CLOCK-GENERATION DEVICE

SDNS029C - OCTOBER 1994 - REVISED DECEMBER 1995

#### **Terminal Functions**

TERMINAL		1/0	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
CLKIN	5	I	19.44-MHz TTL-input clock			
CLKOUT	16	0	.08-MHz PECL-output clock true			
CLKOUT	15	0	622.08-MHz PECL-output clock complement			
GND	6, 7, 8, 10, 18, 19, 20		Ground (0-V reference)			
Vcc	1, 2, 4, 9, 11, 12, 14, 17		Supply voltage			
NC	3, 13		No connection. Leave floating.			

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub> (see Note 1)	-0.5  V to 7 V
Input voltage range, V <sub>I</sub>	-1.2 V to 7 V
Operating free-air temperature range, T <sub>A</sub>	-40°C to 85°C
Storage temperature range, T <sub>stq</sub> –	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to the GND terminals.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.75	5	5.25	V
$V_{IH}$	High-level input voltage	TTL (see Note 2)	2			V
$V_{IL}$	Low-level input voltage	TTL (see Note 2)			0.8	V
l <sub>IK</sub>	Input clamp current	ΓΤL			-18	mA
TA	Operating free-air temperature		-40		85	°C

NOTE 2: The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic-level voltages only.

### electrical characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Vон	High-level output voltage	V <sub>CC</sub> = 5 V		V <sub>CC</sub> - 0.975			V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 5 V		٧(	CC - 1.52	25	V
V <sub>O(PP)</sub>	Output voltage swing, PECL	$V_{CC} = 4.75 \text{ V to } 5.25 \text{ V},$	See Notes 2 and 3	400			mV
٧ıK	Input clamp voltage	$V_{CC} = 4.75 V$ ,	I <sub>L</sub> = -18 mA			-1.2	V
lį	Input current, TTL	V <sub>CC</sub> = 5.25 V,	$V_I = V_{CC}$ or GND			±1	μΑ
Icc	Supply current	V <sub>CC</sub> = 5.25 V, Outputs open	f = 622.08 MHz,			50	mA
	Зирріу синені	V <sub>CC</sub> = 5.25 V, See Note 4	f = 622.08 MHz,			75	IIIA

- NOTES: 2. The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic-level voltages only.
  - 3. PECL outputs are terminated to  $V_{\mbox{CC}}-2\mbox{ V}$ .
  - 4. PECL outputs are terminated with a 50- $\Omega$  resistor to V<sub>CC</sub>-2 V.



## TNETA1630 622.08-MHz CLOCK-GENERATION DEVICE

SDNS029C - OCTOBER 1994 - REVISED DECEMBER 1995

# operating characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Duty cycle, generated clock	See Note 4	45%	50%	55%	
RMS jitter, generated clock			9	12	ps
Peak-to-peak jitter, generated clock			35	120	ps

NOTE 4: PECL outputs are terminated with a 50- $\Omega$  resistor to V<sub>CC</sub>-2 V.

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated