

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

## T6LE2

### Gate Driver for TFT LCD Panels

The T6LE2 is a 300 / 263 / 256-channel output gate driver for TFT LCD panels.

#### **Features**

• LCD drive output pins : Switchable 300 / 263 / 256 pins

• LCD drive voltage : max 43.5 V

• Data transfer method : Bidirectional shift register

• Operating temperature : -20 to 75°C

• Package : COF

250	FE W.D	Unit: mm			
T6LE2	User Area Pitch				
	IN	OUT			
	(T 12				

Please contact Toshiba or a distributor for the latest COF specification and product line-up.

COF (Chip On Film)

### **Application**


Module for PC monitors, LCDs for TV and Module for amusement






### **Block Diagram**

**TOSHIBA** 



### **Pin Assignment**



The above diagram shows the device's pin configuration only and does not necessarily correspond to the pad layout on the chip. Please contact Toshiba or our distributors for the latest COF specification.

### **Pin Function**

Pin Name	I/O	Function							
		Vertical shift clock, output enable input / output select pin  These pins are used to input and output shift data. These pins are switched between input and output by setting the U/D pin as shown below.							
			U/D	DI/O	DO/I				
DVO			Н	Input	Output				
DI/O DO/I	I/O		L	Output	Input				
		This pin latched in When sw	nto the shift registers a et for output o or more T6LE2 are c	o the shift registers at the the rising edge of CPVL/ascaded, this pin outputs onously with the falling ed	R. the data to be fed into th				
		This pin : The shift Wher	specifies the direction is register data is shifted a U/D is high, data is shifted U/D = "H": $G1 \rightarrow G2 - G1 \rightarrow G1 \rightarrow G2 \rightarrow G1 \rightarrow G1 \rightarrow G2 \rightarrow G2 \rightarrow G2 \rightarrow$	shift clock, output enable n which data is transferre synchronously with the rinifted in the direction → G3 → G4 → ··· → G300 tion is reversed to give 299 → G298 → G297 → ·tt / output settings for CPV	d through the shift registrictions and the shift registriction of the shif	ers. ows:			
U/DL U/DR	I/O		U/D	Input	Output				
			L	CPVR	CPVL				
			_	<del>OE</del> R	<del>OE</del> L				
			н	CPVL	CPVR				
				<del>OE</del> L	ŌE R				
		The volta	ge applied to this pin n	nust be a DC-level voltage	e that is either high (V <sub>DD</sub>	) or low (V <sub>SS</sub> ).			
CPVL CPVR	I/O	<ul> <li>When some the state of the state of</li></ul>	<ul> <li>ertical shift clock</li> <li>When set for input:</li></ul>						
CFVK			U/D	CPVL	CPVR				
			Н	Input	Output				
			L	Output	Input				
OE L OE R	I/O	Output enable pin When set for input: These signals control the data appearing at the LCD panel drive pins (G1 through G300).  OE L/R doesn't synchronize with the CPVL/R. When OE L/R is low: outputs shift data and data contents. When OE L/R is high: controls the LCD panel drive output to V <sub>EE</sub> level. When set for output: The signal input to OE L/R is output to OE R/L. These pins are switched between input and output by setting the U/D pin as below.  U/D OE L OE R  H Input Output Input							
			L	Ουιραί	IIIput				

Pin Name	I/O		Function								
		Output channels select pins This signal selects 300 / 263 / 256-pin mode for the LCD panel driver.									
		MODE1	MODE2	LCD drive output pins	Non-output pins						
MODE1 MODE2	- 1	Н	Н	300-out	_						
		Н	L	263-out	G133 to G169 (V <sub>EE</sub> level )						
		L	Н	256-out	G129 to G172 (V <sub>EE</sub> level )						
		L	L								
XDON	I	When XDON = content of input XON operates a Since all LCD d momentarily. When 263 / 256	Display-ON input pin When XDON = low, the $V_{GG}$ voltage is output all output pins irrespective of the shift data and the content of input data. After, the contents of the shift registers becomes unfixed the data. XON operates asynchronously with CPV. This pin is pulled-up to the $V_{DD}$ . Since all LCD drive outputs output (G1 to G300) the $V_{GG}$ level, much current may generate them momentarily. When 263 / 256-pin mode, unapplied LCD panel drive pins fixed $V_{EE}$ . The voltage applied to this pin must be a DC-level voltage that is either high ( $V_{DD}$ ) or low ( $V_{SS}$ ).								
G1 to G300	0	These pins outp	LCD panel drive pins  These pins output the shift register data or the voltage of V <sub>GG</sub> or V <sub>EE</sub> depending on the control signals $\overline{\text{OE}}$ and XDON.								
$V_{GG}$	_	Power supply for L	CD drive								
V <sub>EE</sub>	_	Power supply for L	CD drive								
V <sub>DD</sub>	_		Power supply for the internal logic The (V <sub>DD</sub> ) is the MODE1, MODE2 and U/D pin for connection.								
V <sub>SS</sub>		Power supply for the (V <sub>SS</sub> ) is the			for connection.						

5

2006-09-20

### **Device Operation**


### • Shift data transfer method

■ MODE1   MODE2	Output	U/D	Shift Data		Data Transfer Method			
	Mode	Pin	Input	Output	Data Transfer Method			
Н	Н	300-out	Н	DI/O	DO/I	$G1 \rightarrow G2 \rightarrow G3 \rightarrow G4 \rightarrow \cdots \rightarrow G300$		
''		300-0ut	L	DO/I	DI/O	$G300 \rightarrow G299 \rightarrow G298 \rightarrow \cdots \rightarrow G1$		
Н	L 263-out		Н	DI/O	DO/I	$G1 \to G2 \to G3 \to G4 \to \cdots \to G132 \to G170 \to \cdots \to G300$		
		203-0ut	L	DO/I	DI/O	$G300 \to G299 \to G298 \to \cdots \to G170 \to G132 \to \cdots \to G1$		
	Н	256-out	256-out	256-out	Н	DI/O	DO/I	$G1 \to G2 \to G3 \to G4 \to \cdots \to G128 \to G173 \to \cdots \to G300$
			L	DO/I	DI/O	$G300 \to G299 \to G298 \to \cdots \to G173 \to G128 \to \cdots \to G1$		
L	L	Don't use						


The input data (DI/O or DO/I) is latched into the internal register synchronously with the rising edge of the shift clock CPV. At the same time that the data is shifted to the next register at the next rise of CPV, new vertical shift data is latched into.

In the output operation, the data in the last shift register (G300 or G1) is output synchronously with the falling edge of CPV. (The output high voltage is the VDD level; the output low voltage is the VSS level.)


Timing Diagram 1 (300-out mode, U/D = high level, MODE1 = high level, MODE2 = high level)




# Timing Diagram 2 (300-out mode, U/D = low level, MODE1 = high level, MODE2 = high level)



Timing Diagram 3 (263-out mode, U/D = high level, MODE1 = high level, MODE2 = low level)



# Timing Diagram 4 (256-out mode, U/D = high level, MODE1 = low level, MODE2 = high level)



### **TOSHIBA**

### Absolute Maximum Ratings (V<sub>SS</sub> = 0 V)

Parameter	Symbol Rating		Unit
Supply voltage (1)	$V_{DD}$	-0.3 to 4.0	
Supply voltage (2)	$V_{GG}$	-0.3 to 48.0	
Supply voltage (3)	V <sub>EE</sub>	-20.0 to 0.3	V
Supply voltage (4)	V <sub>GG</sub> – V <sub>EE</sub>	-0.3 to 45.0	
Input voltage	V <sub>IN</sub>	-0.3 to V <sub>DD</sub> + 0.3	
Storage temperature	T <sub>stg</sub>	-55 to 125	°C

### Recommended Operating Conditions (V<sub>SS</sub> = 0 V)

Parameter	Symbol	Rating	Unit
Supply voltage (1)	$V_{DD}$	2.3 to 3.6	
Supply voltage (2)	$V_{GG}$	10 to 35	V
Supply voltage (3)	V <sub>EE</sub>	−15 to −5	v
Supply voltage (4)	V <sub>GG</sub> – V <sub>EE</sub>	15.0 to 43.5	
Operating temperature	T <sub>opr</sub>	-20 to 75	°C
Operating frequency	f <sub>CPV</sub>	150 (max)	kHz
Output Load capacitance	CL	300 (max)	pF/PIN

### **Electrical Characteristics**

### **DC Characteristics**

(V<sub>GG</sub> - V<sub>EE</sub> = 30.0 to 43.5 V, V<sub>DD</sub> = 2.3 to 3.6 V, V<sub>SS</sub> = 0 V, Ta = -20 to 75°C)

Param	eter	Symbol	Test circuit	Test Condition	าร	Min	Max	Unit	Relevant	
Input voltage (1)	Low Level	V <sub>IL1</sub>		_		V <sub>SS</sub>	$^{0.3\times}_{DD}$	V	(Noto1)	
input voltage (1)	High Level	V <sub>IH1</sub>	_	_		0.7 × V <sub>DD</sub>	V <sub>DD</sub>	\ \ \	(Note1)	
Input voltage (2)	Low Level	V <sub>IL2</sub>		_		V <sub>SS</sub>	(0.3 × V <sub>DD</sub> )	V	XDON	
input voitage (2)	High Level	V <sub>IH2</sub>	_	_		(0.7 × V <sub>DD</sub> )	V <sub>DD</sub>	ľ	ADON	
Output voltage	Low Level	V <sub>OL</sub>		$I_{OL} = 40 \mu A$		V <sub>SS</sub>	V <sub>SS</sub> + 0.4	V	DI/O	
Output Voltage	High Level	V <sub>OH</sub>	_	I <sub>OH</sub> = -40 μA		V <sub>DD</sub> – 0.4	V <sub>DD</sub>	Ĭ	DO/I	
Output	Low Level	R <sub>OL</sub>		$V_{OUT} = V_{EE} + 0.5 V$		1000	Ω	G1 to G300		
resistance	High Level	R <sub>OH</sub>		$V_{OUT} = V_{GG} - 0.5 V$		_	1000	2.2	G1 10 G300	
Input lookago curi	cont	I <sub>IN1</sub>		_		-1	1	μА	(Note1)	
Input leakage current		I <sub>IN2</sub>		$V_{IN} = V_{DD}$		-1	1	μΑ	XDON	
Current consumption (1)		I <sub>GG</sub>				_	T.B.D.		V <sub>GG</sub>	
Current consumption (2)		I <sub>DD</sub>		no load	(Note2)		T.B.D.	μА	$V_{DD}$	
Current consumption (3)		I <sub>EE</sub>				— Т.В.D.		$V_{EE}$		


Note1: Input pins : DI/O, DO/I, CPVL/R, OE L/R


Note2:  $f_{CPV} = 50kHz$ , Shift data input: 60Hz,  $\overline{OE} = low level$ , XDON = high level, MODE1 / MODE2 = high level


### **AC Characteristics**


 $\begin{array}{l} V_{GG} - V_{EE} = 30.0 \text{ to } 43.5 \text{ V}, V_{DD} = 2.3 \text{ to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, Ta = -20 \text{ to } 75^{\circ}\text{C} \\ t_{rIN} = 100 \text{ns (Max)}, \ t_{fIN} = 100 \text{ns (Max)} \end{array}$ 

Parameter	Symbol	Test circuit	Test Conditions	Min	Max	Unit
Clock frequency	t <sub>CPV</sub>	_	_	_	150	kHz
CPV pulse width (H)	t <sub>CPVH</sub>	_	_	500	_	
CPV pulse width (L)	t <sub>CPVL</sub>	_	_	500	_	
Data set-up time	t <sub>sDI</sub>	_	_	200	_	ns
Data hold time	t <sub>hDI</sub>	_	_	200	_	
OE enable time	t <sub>wOE</sub>	_	_	1	_	
Display-ON pulse width	t <sub>wON</sub>	_	C <sub>L</sub> = 300 pF	100	_	μS
Output delay time (1)	t <sub>pdDO</sub>	_	C <sub>L</sub> = 30 pF	_	250	
Output delay time (2)	t <sub>pdG</sub>	_	C <sub>L</sub> = 300 pF	_	800	ns
Output delay time (3)	t <sub>pdOE</sub>	_	C <sub>L</sub> = 300 pF	_	800	
Output delay time (4)	t <sub>pdON</sub>	_	C <sub>L</sub> = 300 pF	_	10	μS
Output delay time (5)	t <sub>dIO</sub>	_	C <sub>L</sub> = 30 pF	_	50	ns










### **Power Supply Sequence**

OE L/R, CPVL/R

Turn power on in the order  $VDD \rightarrow VEE \rightarrow Input \text{ signal } \rightarrow VGG$ . Turn power off in th reverse order. However, if can be turned off at the same time, VGG, VDD, Input signals and VEE under the condition of  $V_{EE} \le V_{SS} \le Input signals \le V_{DD} \le V_{GG}$ .

The T6LE2 has a self Power on reset function. Keep the reset period :  $T_{rG} \ge 10 \mu s$ 



### Instruction for operating circumstances

- · Light striking a semiconductor device can generate electromotive force due to photoelectric effects. In some cases this may cause the device to malfunction.
  - This is more likely to be affected for the devices in which the surface (back), or side of the chip is exposed. At the design phase, please make sure that devices are protected against incident light from external sources. Please take into account of incident light from external sources during actual operation and during inspection.
- Polyimide base film is hard and thin. Be careful not to injure yourself on the film or to scratch any other parts with the film. Please design and manufacture products so that there is no chance of users touching the film after assembly, or if they do that, there is no chance of them injuring themselves. When cutting out the film, please ensure that the film shavings do not cause accidents. After use, please treat the leftover film and reel spacers as industrial waste.

#### RESTRICTIONS ON PRODUCT USE

- The information contained herein is subject to change without notice. 021023\_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023\_A
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023 B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106\_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023\_C
- Please use this product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances.
  - Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations.
- The products described in this document are subject to foreign exchange and foreign trade control laws. 021023\_E