



# STQ1NC60


## N-CHANNEL 600V - 12Ω - 0.3A TO-92

### PowerMesh™ II MOSFET

PRELIMINARY DATA

TYPE	V <sub>DSS</sub>	R <sub>D(on)</sub>	I <sub>D</sub>
STQ1NC60	600 V	< 15 Ω	0.38 A

- TYPICAL R<sub>D(on)</sub> = 12 Ω
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- NEW HIGH VOLTAGE BENCHMARK
- GATE CHARGE MINIMIZED
- ADD SUFFIX “-AP” FOR ORDERING IN AMMOPAK




#### DESCRIPTION

Using the latest high voltage MESH OVERLAY™ II process, STMicroelectronics has designed an advanced family of power MOSFETs with outstanding performances. The new patent pending strip layout coupled with the Company's proprietary edge termination structure, gives the lowest R<sub>D(on)</sub> per area, exceptional avalanche and dv/dt capabilities and unrivalled gate charge and switching characteristics.

#### APPLICATIONS

- SWITCH MODE LOW POWER SUPPLIES (SMPS)
- BATTERY CHARGER

#### INTERNAL SCHEMATIC DIAGRAM



SC06140\_92\_2

#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	600	V
V <sub>DGR</sub>	Drain-gate Voltage (R <sub>GS</sub> = 20 kΩ)	600	V
V <sub>GS</sub>	Gate-source Voltage	± 30	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C	0.38	A
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 100°C	0.24	A
I <sub>DM (i)</sub>	Drain Current (pulsed)	1.52	A
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	3.1	W
	Derating Factor	0.028	W/°C
dv/dt(1)	Peak Diode Recovery voltage slope	3	V/ns
T <sub>stg</sub>	Storage Temperature	-65 to 150	°C
T <sub>j</sub>	Max. Operating Junction Temperature	150	°C

(1) Pulse width limited by safe operating area

(1) I<sub>SD</sub> ≤ 0.3 A, di/dt ≤ 100A/μs, V<sub>DD</sub> ≤ V<sub>(BR)DSS</sub>, T<sub>j</sub> ≤ T<sub>JMAX</sub>.

## STQ1NC60

---

### THERMAL DATA

		TO-92	
R <sub>thj-amb</sub>	Thermal Resistance Junction-ambient Max	120	°C/W
R <sub>thj-lead</sub>	Thermal Resistance Junction-lead Max	40	°C/W
T <sub>j</sub>	Maximum Lead Temperature For Soldering Purpose	260	°C

### AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T <sub>j</sub> max)	0.3	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting T <sub>j</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 50 V)	60	mJ

### ELECTRICAL CHARACTERISTICS (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0	600			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125 °C			1 50	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 30V			±100	nA

### ON (1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2	3	4	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 0.3 A		12	15	Ω

### DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)max</sub> , I <sub>D</sub> = 0.3 A		0.87		S
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25V, f = 1 MHz, V <sub>GS</sub> = 0		108		pF
C <sub>oss</sub>	Output Capacitance			18		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			2.5		pF

**ELECTRICAL CHARACTERISTICS (CONTINUED)****SWITCHING ON**

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
$t_{d(on)}$	Turn-on Delay Time	$V_{DD} = 300V, I_D = 0.5 A$ $R_G = 4.7\Omega, V_{GS} = 10V$ (see test circuit, Figure 3)		7.2		ns
$t_r$	Rise Time			8		ns
$Q_g$	Total Gate Charge	$V_{DD} = 480V, I_D = 1 A,$ $V_{GS} = 10V, R_G = 4.7\Omega$		7.3	10	nC
$Q_{gs}$	Gate-Source Charge			3.4		nC
$Q_{gd}$	Gate-Drain Charge			2.5		nC

**SWITCHING OFF**

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
$t_{r(Voff)}$	Off-voltage Rise Time	$V_{DD} = 480 V, I_D = 1 A,$ $R_G = 4.7\Omega, V_{GS} = 10V$ (see test circuit, Figure 5)		33		ns
$t_f$	Fall Time			11		ns
$t_c$	Cross-over Time			43		ns

**SOURCE DRAIN DIODE**


<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
$I_{SD}$	Source-drain Current				0.3	A
$I_{SDM(2)}$	Source-drain Current (pulsed)				1.2	A
$V_{SD}(1)$	Forward On Voltage	$I_{SD} = 0.3 A, V_{GS} = 0$			1.6	V
$t_{rr}$	Reverse Recovery Time	$I_{SD} = 1 A, dI/dt = 100A/\mu s,$ $V_{DD} = 25V, T_j = 150^\circ C$ (see test circuit, Figure 5)		450		ns
$Q_{rr}$	Reverse Recovery Charge			720		$\mu C$
$I_{RRM}$	Reverse Recovery Current			3.2		A

Note: 1. Pulsed: Pulse duration = 300  $\mu s$ , duty cycle 1.5 %.


2. Pulse width limited by safe operating area.

## STQ1NC60


**Fig. 1:** Unclamped Inductive Load Test Circuit




**Fig. 2:** Unclamped Inductive Waveform




**Fig. 3:** Switching Times Test Circuit For Resistive Load



**Fig. 4:** Gate Charge test Circuit




**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times



**TO-92 MECHANICAL DATA**



DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.58		5.33	0.180		0.210
B	4.45		5.2	0.175		0.204
C	3.2		4.2	0.126		0.165
D	12.7			0.500		
E		1.27			0.050	
F	0.4		0.51	0.016		0.020
G	0.35			0.14		



## SHIPPING METHODS

### TO-92 AMMOPACK (suffix"-AP")


One row consists of 25 elements



Remove more than 4 elements

\* shows a first-out electrode of a lead.  
O: Output first-out  
I : Input first-out

DIM	mm	
	Min.	Max.
A	3	250
B	3	330
C	3	45



DIM	mm	
	Min.	Max.
A1	-	5
A	-	5
T	-	4
d	-	0.45
E1	2.5	-
P	11.7	13.7
P0	12.4	13
Hole Center to Device Center	5.95	6.75
F1/F2	2.4	2.8
Δh	-1	1
ΔP	-1	1
W	17.5	19
W0	5.7	6.3
W1	8.5	9.75
W2	-	0.5
H	-	20
H0	15.5	16.5
H1	-	25
D0	3.8	4.2
t	0.4	0.8
L1	-	11

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 2000 STMicroelectronics – Printed in Italy – All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -  
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>