



STB100NF04L

N-CHANNEL 40V - 0.0036 Ω - 100A D²PAK STripFET™ II POWER MOSFET

TYPE	V _{DSS}	R _{D(on)}	I _D
STB100NF04L	40 V	<0.0042Ω	100 A


- TYPICAL R_{D(on)} = 0.0036 Ω
- LOW THRESHOLD DRIVE
- 100% AVALANCHE TESTED
- LOGIC LEVEL DEVICE

DESCRIPTION

This Power MOSFET is the latest development of STMicroelectronics unique "Single Feature Size™" strip-based process. The resulting transistor shows extremely high packing density for low on-resistance, rugged avalanche characteristics and less critical alignment steps therefore a remarkable manufacturing reproducibility.

APPLICATIONS


- HIGH CURRENT, HIGH SWITCHING SPEED
- MOTOR CONTROL, AUDIO AMPLIFIERS
- DC-DC & DC-AC CONVERTERS
- SOLENOID AND RELAY DRIVERS



D²PAK
TO-263
(Suffix "T4")

ADD SUFFIX "T4" FOR ORDERING IN TAPE & REEL

INTERNAL SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	40	V
V _{DGR}	Drain-gate Voltage (R _{GS} = 20 kΩ)	40	V
V _{GS}	Gate-source Voltage	± 16	V
I _{D(*)}	Drain Current (continuous) at T _C = 25°C	100	A
I _D	Drain Current (continuous) at T _C = 100°C	70	A
I _{DM(•)}	Drain Current (pulsed)	400	A
P _{tot}	Total Dissipation at T _C = 25°C	300	W
	Derating Factor	2	W/°C
dv/dt (1)	Peak Diode Recovery voltage slope	3.6	V/ns
E _{AS} (2)	Single Pulse Avalanche Energy	1.4	J
T _{stg}	Storage Temperature	-65 to 175	°C
T _j	Max. Operating Junction Temperature	175	°C

(*) Pulse width limited by safe operating area.

(*) Current Limited by package

(1) I_{SD} ≤ 100A, di/dt ≤ 240A/μs, V_{DD} ≤ 32V, T_j ≤ T_{JMAX}

(2) Starting T_j = 25 °C, I_{AR} = 50A, V_{DD} = 30V

THERMAL DATA

Rthj-case Rthj-amb T _j	Thermal Resistance Junction-case Thermal Resistance Junction-ambient Maximum Lead Temperature For Soldering Purpose	Max Max Typ	0.5 62.5 300	°C/W °C/W °C
---	---	-------------------	--------------------	--------------------

ELECTRICAL CHARACTERISTICS ($T_{case} = 25^\circ\text{C}$ unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0	40			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V _{DS} = Max Rating V _{DS} = Max Rating T _C = 125°C			1 10	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 16 V			±100	nA

ON (*)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} I _D = 250 μA	1			V
R _{D(on)}	Static Drain-source On Resistance	V _{GS} = 10 V I _D = 50 A V _{GS} = 4.5 V I _D = 50 A		0.0036 0.0040	0.0042 0.0065	Ω Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g _{fs} (*)	Forward Transconductance	V _{DS} = 15 V I _D = 20 A		50		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 25V, f = 1 MHz, V _{GS} = 0		6400 1300 190		pF pF pF

ELECTRICAL CHARACTERISTICS (continued)**SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ t_r	Turn-on Delay Time Rise Time	$V_{DD} = 20 \text{ V}$ $I_D = 50 \text{ A}$ $R_G = 4.7 \Omega$ $V_{GS} = 4.5 \text{ V}$ (Resistive Load, Figure 3)		37 270		ns ns
Q_g Q_{gs} Q_{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 32 \text{ V}$ $I_D = 100 \text{ A}$ $V_{GS} = 4.5 \text{ V}$		72 20 28.5	90	nC nC nC

SWITCHING OFF



Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(off)}$ t_f	Turn-off Delay Time Fall Time	$V_{DD} = 20 \text{ V}$ $I_D = 50 \text{ A}$ $R_G = 4.7 \Omega$, $V_{GS} = 4.5 \text{ V}$ (Resistive Load, Figure 3)		90 80		ns ns
$t_{r(Voff)}$ t_f t_c	Off-voltage Rise Time Fall Time Cross-over Time	$V_{clamp} = 32 \text{ V}$ $I_D = 100 \text{ A}$ $R_G = 4.7 \Omega$, $V_{GS} = 4.5 \text{ V}$ (Inductive Load, Figure 5)		85 125 160		ns ns ns

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD} $I_{SDM} (\bullet)$	Source-drain Current Source-drain Current (pulsed)				100 400	A A
$V_{SD} (*)$	Forward On Voltage	$I_{SD} = 100 \text{ A}$ $V_{GS} = 0$			1.3	V
t_{rr} Q_{rr} I_{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 100 \text{ A}$ $di/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 20 \text{ V}$ $T_j = 150^\circ\text{C}$ (see test circuit, Figure 5)		88 240 5.5		ns nC A


(*)Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %.

(\bullet)Pulse width limited by safe operating area.


Safe Operating Area**Thermal Impedance**

STB100NF04L


Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




Capacitance Variations




Normalized Gate Threshold Voltage vs Temperature




Source-drain Diode Forward Characteristics



Normalized on Resistance vs Temperature



Normalized Breakdown Voltage Temperature.



STB100NF04L

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 4: Gate Charge test Circuit









Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times



D2PAK MECHANICAL DATA

DIM.	mm.			inch.		
	MIN.	TYP.	MAX.	MIN.	TYP.	TYP.
A	4.4		4.6	0.173		0.181
A1	2.49		2.69	0.098		0.106
A2	0.03		0.23	0.001		0.009
B	0.7		0.93	0.028		0.037
B2	1.14		1.7	0.045		0.067
C	0.45		0.6	0.018		0.024
C2	1.21		1.36	0.048		0.054
D	8.95		9.35	0.352		0.368
D1		8			0.315	
E	10		10.4	0.394		0.409
E1	8.5				0.334	
G	4.88		5.28	0.192		0.208
L	15		15.85	0.591		0.624
L2	1.27		1.4	0.050		0.055
L3	1.4		1.75	0.055		0.069
M	2.4		3.2	0.094		0.126
R		0.4			0.016	
V2	0°		8°	0°		8°



D²PAK FOOTPRINT**TUBE SHIPMENT (no suffix)*****TAPE AND REEL SHIPMENT (suffix "T4")***

* on sales type

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics
© 2002 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco -
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

<http://www.st.com>

