


IMAGE SENSOR

CCD area image sensor

S7199-01

Front-illuminated FFT-CCDs for X-ray imaging



S7199-01 is a family of FFT-CCD image sensors specifically designed for X-ray imaging. FOS (Fiber Optic plate with Scintillator) that converts X-ray into visible-light is mounted on a CCD chip, which enables S7199-01 to acquire the X-ray imaging. Two CCD chips of symmetric from side to side are mounted closely for realizing the possible minimum dead space in between. The effective photosensitive length of about 150 mm in total is realized; each chip has 1536×128 channels, and $48 \times 48 \mu\text{m}$ is a pixel size. Even a X-ray image of moving object can be taken by taking a unique operation method of TDI, which can also be useful for a non-destructive inspection where the object moves on a belt conveyer.

The each chip of S7199-01 has an effective pixel size of $48 \times 48 \mu\text{m}$ and is available in active area of $73.728 \text{ (H)} \times 6.144 \text{ (V)} \text{ mm}^2$. S7199-01 is pin compatible with S7199. (Operating condition is a little bit changed from S7199)

Features

- $1536 \text{ (H)} \times 128 \text{ (V)}$ pixel format
- Pixel size: $48 \times 48 \mu\text{m}$
- Buttable structure of 2 chips
- Coupled with FOS for X-ray imaging
- TDI (Time Delay Integration) operation
- 100 % fill factor
- Wide dynamic range
- Low dark signal
- Low readout noise
- MPP operation

Applications

- General X-ray imaging
- Non-destructive inspection
- Dental panorama

Selection guide

Type No.	Cooling	Number of total pixels	Number of active pixels	Active area [mm (H) × mm(V)]
S7199-01	Non-cooled	1536×128	1536×128	73.728×6.144

Note) As an input window, FOS is suited to S7199-01.

General ratings

Parameter	Specification
CCD structure	Full frame transfer or TDI
Fill factor	100 %
Number of active pixels	$1536 \text{ (H)} \times 128 \text{ (V)}^{*1}$
Pixel size	$48 \text{ (H)} \times 48 \text{ (V)} \mu\text{m}$
CCD active area	$73.728 \text{ (H)} \times 6.144 \text{ (V)} \text{ mm}^{*1}$
X-ray sensitive area	$146 \times 6 \text{ mm}$
Vertical clock phase	2 phase
Horizontal clock phase	2 phase
Output circuit	Two-stage MOSFET source follower with load resistance
X-ray resolution	4 to 6 Lp/mm at 60 kVp, 10 m Roentgen
Reliability	100,000 shots at 60 kVp, 10 m Roentgen
Package	40 pin ceramic package
Window	FOS (Fiber Optic plate with Scintillator)

*1: Number of active pixels per chip. Two chips are used.

■ Absolute maximum ratings (Ta=25 °C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Storage temperature	Tstg	-20	-	+70	°C
Operating temperature	Topr	0	-	+40	°C
OD voltage	VOD	-0.5	-	+20	V
RD voltage	VRD	-0.5	-	+18	V
ISV voltage	VISV	-0.5	-	+18	V
IGV voltage	VIGV	-15	-	+15	V
IGH voltage	VIGH	-15	-	+15	V
SG voltage	VSG	-15	-	+15	V
OG voltage	VOG	-15	-	+15	V
RG voltage	VRG	-15	-	+15	V
TG voltage	VTG	-15	-	+15	V
Vertical clock voltage	VP1AV, VP2AV VP1BV, VP2BV	-15	-	+15	V
Horizontal clock voltage	VP1AH, VP2AH VP1BH, VP2BH	-15	-	+15	V

■ Operating conditions (MPP mode, Ta=25 °C)

Parameter		Symbol	Min.	Typ.	Max.	Unit
Output transistor drain voltage		V _{OD}	12	15	-	V
Reset drain voltage		V _{RD}	12	13	14	V
Output gate voltage		V _{OG}	-0.5	2	5	V
Output transistor ground voltage		V _{SSA}	-	0	-	V
Substrate voltage		V _{SSD}	-5	0	-	V
Test point	Vertical input source	V _{ISV}	-	V _{RD}	-	V
	Vertical input gate	V _{IGV}	-8	0	-	
	Horizontal input gate	V _{IGH}	-8	0	-	
Vertical shift register clock voltage	High	V _{P1AVH} , V _{P2AVH} V _{P1BVH} , V _{P2BVH}	0	3	6	V
	Low	V _{P1AVL} , V _{P2AVL} V _{P1BVL} , V _{P2BVL}	-9	-8	-7	
Horizontal shift register clock voltage	High	V _{P1AHH} , V _{P2AHH} V _{P1BHH} , V _{P2BHH}	0	3	6	V
	Low	V _{P1AHL} , V _{P2AHL} V _{P1BHL} , V _{P2BHL}	-9	-8	-7	
Summing gate voltage	High	V _{SGH}	0	3	6	V
	Low	V _{SGL}	-9	-8	-7	
Reset gate voltage	High	V _{RGH}	0	3	6	V
	Low	V _{RGL}	-9	-8	-7	
Transfer gate voltage	High	V _{TGH}	0	3	6	V
	Low	V _{TGL}	-9	-8	-7	

■ Electrical characteristics (Ta=25 °C)

Parameter	Symbol	Remark	Min.	Typ.	Max.	Unit
Signal output frequency	fc		-	2	4	MHz
Reset clock frequency	frg		-	2	4	MHz
Vertical shift register capacitance	CP1AV, CP2AV CP1BV, CP2BV		-	15000	-	pF
Horizontal shift register capacitance	CP1AH, CP2AH CP1BH, CP2BH		-	500	-	pF
Summing gate capacitance	CSG		-	15	-	pF
Reset gate capacitance	CRG		-	10	-	pF
Transfer gate capacitance	CTG		-	500	-	pF
Transfer efficiency	CTE	*2	0.99995	0.99999	-	
DC output level	Vout	*3	5	8	11	V
Output impedance	Zo	*3	-	500	-	Ω
Power dissipation	P	*3, *4	-	60	-	mW

*2: Measured at half of the full well capacity. CTE is defined per pixel.

*3: VOD=15 V.

*4: Power dissipation of the on-chip amplifier (each chip).

■ Electrical and optical characteristics (Ta=25 °C, unless otherwise noted)

Parameter			Symbol	Remark	Min.	Typ.	Max.	Unit	
Saturation output voltage			Vsat		-	Fw × Sv	-	V	
Full well capacity	Vertical		Fw		600	1200	-	ke ⁻	
	Horizontal				600	1200	-		
	Summing				600	1200	-		
CCD node sensitivity			Sv	*2	0.45	0.6	-	μV/e ⁻	
Dark current (MPP mode)			DS	*3	-	8	24	ke ⁻ /pixel/s	
Readout noise			Nr	*4	-	60	120	e ⁻ rms	
Dynamic range			DR	*5	5000	20000	-		
X-ray response non-uniformity			XRNU	*6, *7	-	±10	±30	%	
Blemish	Point defects *8	White spots	-		-	-	10	-	
		Black spots			-	-	10		
		Cluster defects		*9	-	-	0		
		Column defects		*10	-	-	0		
X-ray resolution			ΔR		4	6	-	Lp/mm	

*2: VOD=15 V.

*3: Dark current doubles for every 5 to 7 °C.

*4: -40 °C, operating frequency is 2 MHz.

*5: Dynamic range = Full well capacity / Readout noise

*6: X-ray irradiation of 60kVp, measured at half of the full well capacity.

*7: XRNU (%) = Noise / Signal × 100

Noise: Fixed pattern noise (peak to peak)

Measuring region that is within 146.0 mm (H) × 6.0 mm (V) (refer to dimensional outline)


*8: White spots > 20 times of typ. dark signal (8 ke⁻/pixel/s).

Black spots > 50 % reduction in response relative to adjacent pixels, measured at half of the full well capacity.

*9: continuous 2 to 9 point defects.


*10: continuous >10 point defects.

■ Resolution




KMPDB0249EA

■ Response



KMPDB0249EA

■ Device structure




KMPDC0110EA

■ Pixel format


← Left Horizontal Direction → Right						
Blank	Optical black	Isolation	Effective	Isolation	Optical black	Blank
0	0	0	1536	0	0	0

Top ← Vertical direction → Bottom		
Isolation	Effective	Isolation
0	128	0

■ Timing chart (TDI operation)



■ Timing chart (TDI operation, 2 × 2 pixel binning)




KMPDC0111EC

Parameter		Symbol	Remark	Min.	Typ.	Max.	Unit
P1AV, P1BV, P2AV, P2BV, TG	Pulse width	tpwv	*14, *15	30	60	-	μs
	Rise and fall time	tprv, tpfv		200	-	-	ns
P1AH, P1BH, P2AH, P2BH	Pulse width	tpwh	*15	125	250	-	ns
	Rise and fall time	tprh, tpfh		10	-	-	ns
	Duty ratio			-	50	-	%
SG	Pulse width	tpws		125	250	-	ns
	Rise and fall time	tprs, tpfs		10	-	-	ns
	Duty ratio			-	50	-	%
RG	Pulse width	tpwr		10	50	-	ns
	Rise and fall time	tprr, tpfr		5	-	-	ns
TG-P1AH, P1BH	Overlap time	tovr		10	20	-	μs

*14: TG terminal can be short-circuited to P2AV terminal.

*15: Symmetrical pulses should be overlapped at 50 % of maximum amplitude.

■ Dimensional outline (unit: mm)



■ Pin connections

Pin No.	Symbol	Description	Remark
A1	RG	Reset gate	
A2	RD	Reset drain	
A3	SSA	Analog ground	
A4	OS	Output transistor source	
A5	OD	Output transistor drain	
A6	OG	Output gate	
A7	SG	Summing gate	
A8	P2AH	CCD horizontal register clock A-2	
A9	P1AH	CCD horizontal register clock A-1	
A10	SSD	Digital ground	
A11	P2BH	CCD horizontal register clock B-2	Same timing as P2AH
A12	P1BH	CCD horizontal register clock B-1	Same timing as P1AH
A13	IGH	Test point (Horizontal input gate)	
A14	ISV	Test point (Vertical input source)	Shorted to RD
A15	IGV	Test point (Vertical input gate)	
A16	P1BV	CCD vertical register clock B-1	Same timing as P1AV
A17	P2BV	CCD vertical register clock B-2	Same timing as P2AV
A18	P1AV	CCD vertical register clock A-1	
A19	P2AV	CCD vertical register clock A-2	
A20	TG	Transfer gate	
B1	IGH	Test point (Horizontal input gate)	
B2	P1BH	CCD horizontal register clock B-1	Same timing as P1AH
B3	P2BH	CCD horizontal register clock B-2	Same timing as P2AH
B4	SSD	Digital ground	
B5	P1AH	CCD horizontal register clock A-1	
B6	P2AH	CCD horizontal register clock A-2	
B7	SG	Summing gate	
B8	OG	Output gate	
B9	OD	Output transistor drain	
B10	OS	Output transistor source	
B11	SSA	Analog ground	
B12	RD	Reset drain	
B13	RG	Reset gate	
B14	TG	Transfer gate	
B15	P2AV	CCD vertical register clock A-2	
B16	P1AV	CCD vertical register clock A-1	
B17	P2BV	CCD vertical register clock B-2	Same timing as P2AV
B18	P1BV	CCD vertical register clock B-1	Same timing as P1AV
B19	IGV	Test point (Vertical input gate)	
B20	ISV	Test Point (Vertical input source)	Shorted to RD

■ Precautions for use (Electrostatic countermeasures)

- * Handle these sensors with bare hands or wearing cotton gloves. In addition, wear anti-static clothing or use a wrist band with an earth ring, in order to prevent electrostatic damage due to electrical charges from friction.
- * Avoid directly placing these sensors on a work-desk or work-bench that may carry an electrostatic charge.
- * Provide ground lines or ground connection with the work-floor, work-desk and work-bench to allow static electricity to discharge.
- * Ground the tools used to handle these sensors, such as tweezers and soldering irons.

It is not always necessary to provide all the electrostatic measures stated above. Implement these measures according to the amount of damage that occurs.