



8003329 SARONIX CO

# Real Time Clock Module — RTC 58321

70C 00039 D T-51-19

by SaRonix

## Technical Data

Ref. No. RTC  
Date May 1985  
Page 1 of 2

### Description

A Real Time Clock incorporating an on board quartz crystal in a single 16-pin DIP package, eliminating the need for external crystal, resistors and capacitors.

### Features

- Built in 32.768kHz quartz crystal.
- Low power standby operation.
- Addressable counter start, stop, and reset function.
- 12-hour or 24-hour format.
- Automatic leap year selection.
- Microprocessor compatible 4-bit data bus.
- Standard 16-pin DIP package.
- Pin to pin compatible with MS58321RS.

### Function Table

Internal Counter Address	Address Input D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> (A <sub>3</sub> ) (A <sub>2</sub> ) (A <sub>1</sub> ) (A <sub>0</sub> )	Address Output D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Count Value	Remarks
S <sub>1</sub>	0	L L L L	* * * *	0~9
S <sub>10</sub>	1	L L L H	* * * *	0~5
MI <sub>1</sub>	2	L L H L	* * * *	0~9
MI <sub>10</sub>	3	L L H H	* * * *	0~5
H <sub>1</sub>	4	L H L L	* * * *	0~9
H <sub>10</sub>	5	L H L H	*1 * * *	0~1 D <sub>2</sub> H for p.m., L for a.m., D <sub>3</sub> =H for 24-hour clock, L for 12-hour clock. When D <sub>3</sub> =H is written, the D <sub>2</sub> bit is reset inside the IC and remains constantly at L. 0~2
W	6	L H H L	* * * *	0~6 D <sub>2</sub> and D <sub>3</sub> in the D <sub>10</sub> line are for leap year selection.
D <sub>1</sub>	7	L H H H	* * * *	0~9
D <sub>10</sub>	8	H L L L	*2 *2 * * *	0~3 Calendar D <sub>3</sub> D <sub>2</sub> Remainder when divided years by 4
MO <sub>1</sub>	9	H L L H	* * * *	0~9 Western L L 0
MO <sub>10</sub>	A	H L H L	* * * *	0~1 Japanese L H 3
Y <sub>1</sub>	B	H L H H	* * * *	0~9 H L 2
Y <sub>10</sub>	C	H H L L	* * * *	0~9 H H 1




D H H L H

These selections are for resetting the 5-stage and the BUSY circuit after the 1/2<sup>15</sup> frequency stage. Resetting is activated by latching this code on to the address latch and setting the WRITE input to H.

E  
H H H L/H  
F


These selections are for obtaining standard signals. By latching this code on to the address latch and setting READ to H, the standard signals will be output at D<sub>0</sub>~D<sub>3</sub>.

### Package




- Note 1. The blank spaces in the data input/output columns indicate that there are no bits. When READ is performed the L level is output. When WRITE is performed nothing will be stored in the memory because there are no bits.
- Note 2. The bit indicated by the symbol \*1 is for selecting the 12hr/24hr clock and those indicated by \*2 are for leap year selection. READ and WRITE are possible with all three bits.
- Note 3. For address input, send a signal to the D<sub>0</sub>~D<sub>3</sub> bus line, then input ADDRESS WRITE. The ADDRESS data will be latched on to the address latch.

### Part Numbering Guide



Stability Tolerance:  
AA = ±10 ppm (0.001%)  
A = ±25 ppm (0.0025%)  
B = ±50 ppm (0.005%)

Standard Marking Format



Scale: None (Dimensions in mm/inches)



8003329 SARONIX CO

# Real Time Clock Module — RTC 58321

70C 00040 D T-51-19

by SaRonix

## Technical Data

Ref. No.	RTC
Date	May 1985
Page	2 of 2


### Pin Connections



16	15	14	13	12	11	10	9
V <sub>DD</sub>	NC	NC	CS <sub>1</sub>	TEST	STOP	BUSY	ADDRESS WRITE
1	2	3	4	5	6	7	8
CS <sub>2</sub>	WRITE	READ	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	V <sub>SS</sub>

NC: Do not connect externally.

### Write and Read Timing



(V<sub>DD</sub> = 5V ± 5% Ta = 25°C)

Item	Symbol	Min	Max	Units
CS set-up time	t <sub>CS</sub>	0	—	μs
Address set-up time	t <sub>AS</sub>	0	—	μs
Address write pulse range	t <sub>AW</sub>	0.5	—	μs
Address hold time	t <sub>AH</sub>	0.1	—	μs
Data set-up time	t <sub>DS</sub>	0	—	μs
Write pulse range	t <sub>WW</sub>	2	—	μs
Data hold time	t <sub>DH</sub>	0	—	μs
Read inhibit time	t <sub>RI</sub>	0	—	μs
Read access time	t <sub>RA</sub>	—	*	μs
Read delay time	t <sub>RD</sub>	—	1	μs
CS hold time	t <sub>CH</sub>	0	—	μs

$$*t_{RA} = 1\mu s + CR \ln \left( \frac{V_{DD}}{V_{DD} - V_H} \right)$$

C: Data line wiring capacity  
 R: Pull-up resistance value  
 V<sub>H</sub>: "H" input voltage of the IC connected to the data line  
 ln: Natural logarithms

### Electrical Characteristics

#### Absolute Maximum Ratings

Item	Symbol	Conditions	Rated Value	Unit
Power voltage	V <sub>DD</sub>	Ta = 25°C	-0.3~7	V
Input voltage	V <sub>I</sub>	Ta = 25°C	GND -0.3~V <sub>DD</sub> +0.3	V
Output voltage	V <sub>O</sub>	Ta = 25°C	GND -0.3~V <sub>DD</sub> +0.3	V
Storage temperature	Tstg	—	-30~+80	°C

#### Working Range

Item	Symbol	Conditions	Range	Units
Power voltage	V <sub>DD</sub>	—	4.5~5.5	V
Data-holding voltage	V <sub>DH</sub>	—	2.2~5.5	V
Quartz frequency	f <sub>0</sub>	—	32.768	kHz
Working temperature	T <sub>OP</sub>	—	-10~+60	°C

Note Data-holding voltage: Data outside the IC is not guaranteed. This voltage guarantees clock operation.

#### Electrical Properties

V<sub>DD</sub> = 5V ± 5% Ta = -10~+60°C

Item	Symbol	Conditions	Min	Typ	Max	Unit
H. Input voltage	V <sub>IH1</sub> Note 1	—	3.6	—	—	V
	V <sub>IH2</sub> Note 2	—	V <sub>DD</sub> -0.5	—	—	V
L. Input voltage	V <sub>IL</sub>	—	—	—	0.8	V
L. Output voltage	V <sub>OL</sub>	I <sub>O</sub> = 1.6mA	—	—	0.4	V
L. Output current	I <sub>OL</sub>	V <sub>O</sub> = 0.4V	—	—	—	mA
H. Input current	I <sub>IH</sub> Note 3	V <sub>I</sub> = 5V	10	30	80	μA
L. Input current	I <sub>IL</sub> Note 3	V <sub>I</sub> = 0V	—	—	-1	μA
D <sub>0</sub> ~D <sub>3</sub> terminals input off-leak current	I <sub>LH</sub> /I <sub>LIL</sub>	V <sub>I</sub> = 5V/V <sub>I</sub> = 0V	—	—	I/-1	μA
Input capacity	C <sub>I</sub>	f = 1MHz Ta = 25°C	—	5	—	pF
Consumption current	I <sub>OP</sub>	V <sub>DD</sub> = 5V/V <sub>DD</sub> = 3V	—	16.5/6.2	30.0/10.0	μA
Tolerances	Δf/f <sub>0</sub>	Ta = 25°C V <sub>DD</sub> = 5V	—	—	±10 ±25 ±50	ppm ppm ppm

Note 1. CS<sub>2</sub> WRITE, READ, ADDRESS-WRITE, STOP, TEST, D<sub>0</sub>~D<sub>3</sub> terminals.

Note 2. CS<sub>1</sub> terminals.

Note 3. CS<sub>1</sub>, CS<sub>2</sub>, WRITE, READ, ADDRESS-WRITE, STOP, TEST terminals.

### Circuit Diagram

