

RICOH

Version 1.0

Apr. 24, 1998

RL5C475A PCI-CARDBUS BRIDGE DATA SHEET

1 OVERVIEW

The RL5C475A is a PC card controller offering a single chip solution as a bridge between PCI bus and CardBus. The RL5C475A includes a PC Card 95 compliant socket interface and a bridge function to the PCI bus of 33Mhz. The RL5C475A can support the 32-bit CardBus(Card-32) and the 16-bit PC card(Card-16) without external buffers.

Concerning the card control interface, the RL5C475A's register is compatible with the Intel 82365SL and Ricoh's RF5C396/366 in order to maintain backward compatibility with the existing 16-bit PC Card compliant with PCMCIA2.1/JEIDA4.2. All PC card interface signals are individually buffered to allow direct connection to CardBus and Hot insertion/removal without external buffers. The RL5C475A also allows direct connection to PCI bus.

The PCI interface and PC card socket interface have their own power supply terminals that can be powered at either 3.3V or 5V for compatibility with 3.3V and 5V signaling environments. The core logic is powered at 3.3V.

The RL5C475A allows the system to be equipped with the high performance multimedia PC cards like the Video capture card.

- ◆ PC98 compliant
 - PC98 Design Guide compliant (Subsystem ID, Subsystem Vender ID)
 - ACPI 1.0 and PCI Bus Power Management 1.0 compliant
- ◆ Low Power consumption
 - Hardware Suspend
 - CLKRUN#,CCLKRUN# support
- ◆ High-performance
- ◆ Single Chip PCI-CardBus Bridge
 - PCMCIA PC-Card 95 socket support
 - CardBus(Card-32) Card and 16-bit(PCMCIA2.1/JEIDA4.2) Card support
- ◆ PCI Bus Interface
 - Compliant with PCI Local Bus Specification2.1
 - The maximum frequency 33MHz
 - PCI Master/Target protocol support
 - Direct connection to PCI bus
- ◆ CardBus PC card Bridge
 - Compliant with PCMCIA PC Card 95/CardBus Standard Specification
 - Compliant with Yenta register set Rev2.2
 - The maximum frequency 33MHz




- CardBus Master/Target protocol support
- Transfer transactions
 - All memory read/write transaction(bi-direction)
 - I/O read/write transaction(bi-direction)
 - Configuration read/write transaction(PCI → Card)
 - 2 programmable memory windows
 - 2 programmable I/O windows

- ◆ PC Card-16 Bridge
 - Compliant with PCMCIA PC Card 95 CardBus(PC Card-16) Standard Specification
 - 5 programmable memory windows
 - 2 programmable I/O windows
 - Compliant with i82365SL compatible register set / ExCA TM

- ◆ System Interrupt
 - INTA# support for PCI system interrupt
 - IRQn support for ISA system interrupt (Non shared IRQn pins)
 - Serialized IRQ support

- ◆ 3.3V/5V Mixed Voltage Operation at 33Mhz
- ◆ GPIO support
- ◆ Posting Write and Prefetching Read support
- ◆ Plug and Play support
- ◆ 16-bit Legacy mode (3E0/3E2 I/O port) support
- ◆ PCIway Legacy DMA support
- ◆ Package
 - 144pin LQFP 20mm×20mm 0.5mm pin pitch t=1.7mm
 - 144pin TQFP 16mm×16mm 0.4mm pin pitch t=1.27mm
 - 144pin CSP 12mm×12mm 0.8mm pin pitch t=1.2mm


2 BLOCK DIAGRAM




3 PIN DESCRIPTION

3.1 Pin Assignments

32bit PC Card I/F



16bit PC Card I/F



3.2 RL5C475A Pin Characteristics

Pin No.	16-bit Card Interface		CardBus Card Interface		Pin Characteristics				Note	
	Pin Name	Dir	Pin Name	Dir	Type	Pwr Rail	Pullup Pulldown 16 / CB	Drive		
1	SPKROUT# HWSUSP#	I/O	SPKROUT# HWSUSP#	I/O	I/O	5			4mA	
2	VPPEN1	O	VPPEN1	O	O	5			4mA	
3	VPPEN0	O	VPPEN0	O	O	5			4mA	
4	VCC3EN#	O	VCC3EN#	O	O	5			4mA	
5	VCC5EN#	O	VCC5EN#	O	O	5			4mA	
6	VCC_5V	DC in	VCC_5V	DC in	PWR	5			—	
7	RI_OUT#/ PME#	O	RI_OUT#/ PME#	O	O(OD)	5			4mA	
8	CCD1#	I	CCD1#	I	I(PU)	5	PU	PU	—	
9	CCD2#	I	CCD2#	I	I(PU)	5	PU	PU	—	
10	CVS1	I/O	CVS1	I/O	I/O	5			1mA	
11	CVS2	I/O	CVS2	I/O	I/O	5			1mA	
12	LED#	O	LED#	O	O	5			8mA	
13	GND	DC in	GND	DC in	PWR	G			—	
14	IRQ3/GPIO0	I/O	IRQ3/GPIO0	I/O	I/O	P			8mA	
15	IRQ4/GPIO1	I/O	IRQ4/GPIO1	I/O	I/O	P			8mA	
16	IRQ5/GPIO2	I/O	IRQ5/GPIO2	I/O	I/O	P			8mA	
17	IRQ7/GPIO3	I/O	IRQ7/GPIO3	I/O	I/O	P			8mA	
18	IRQ9/SIRQ#	I/O	IRQ9/SIRQ#	I/O	I/O	P			8mA	
19	IRQ10	O	IRQ10	O	O(TS)	P			8mA	
20	IRQ11	O	IRQ11	O	O(TS)	P			8mA	
21	IRQ12	O	IRQ12	O	O(TS)	P			8mA	
22	IRQ14	O	IRQ14	O	O(TS)	P			8mA	
23	IRQ15/ZVEN#	O	IRQ15/ZVEN#	O	O(TS)	P			8mA	
24	INTA#	O	INTA#	O	O(OD)	P			PCI21	
25	CLKRUN#	I/O	CLKRUN#	I/O	I/O	P			PCI21	
26	PCIRST#	I	PCIRST#	I	I	P			—	
27	PCICLK	I	PCICLK	I	I	P			—	
28	GNT#	I	GNT#	I	I	P			—	
29	REQ#	O	REQ#	O	O(TS)	P			PCI21	
30	AD31	I/O	AD31	I/O	I/O	P			PCI21	
31	AD30	I/O	AD30	I/O	I/O	P			PCI21	
32	AD29	I/O	AD29	I/O	I/O	P			PCI21	
33	AD28	I/O	AD28	I/O	I/O	P			PCI21	
34	GND	DC in	GND	DC in	PWR	G			—	
35	AD27	I/O	AD27	I/O	I/O	P			PCI21	
36	AD26	I/O	AD26	I/O	I/O	P			PCI21	

Pin No.	16-bit Card Interface		CardBus Card Interface		Pin Characteristics				Note
	Pin Name	Dir	Pin Name	Dir	Type	Pwr Rail	Pullup Pulldown 16 / CB	Drive	
37	AD25	I/O	AD25	I/O	I/O	P		PCI21	
38	AD24	I/O	AD24	I/O	I/O	P		PCI21	
39	C/BE3#	I/O	C/BE3#	I/O	I/O	P		PCI21	
40	IDSEL	I	IDSEL	I	I	P		—	
41	VCC_PCI	DC in	VCC_PCI	DC in	PWR	P		—	
42	AD23	I/O	AD23	I/O	I/O	P		PCI21	
43	AD22	I/O	AD22	I/O	I/O	P		PCI21	
44	AD21	I/O	AD21	I/O	I/O	P		PCI21	
45	AD20	I/O	AD20	I/O	I/O	P		PCI21	
46	GND	DC in	GND	DC in	PWR	G		—	
47	AD19	I/O	AD19	I/O	I/O	P		PCI21	
48	AD18	I/O	AD18	I/O	I/O	P		PCI21	
49	AD17	I/O	AD17	I/O	I/O	P		PCI21	
50	AD16	I/O	AD16	I/O	I/O	P		PCI21	
51	C/BE2#	I/O	C/BE2#	I/O	I/O	P		PCI21	
52	FRAME#	I/O	FRAME#	I/O	I/O	P		PCI21	
53	IRDY#	I/O	IRDY#	I/O	I/O	P		PCI21	
54	TRDY#	I/O	TRDY#	I/O	I/O	P		PCI21	
55	DEVSEL#	I/O	DEVSEL#	I/O	I/O	P		PCI21	
56	STOP#	I/O	STOP#	I/O	I/O	P		PCI21	
57	GND	DC in	GND	DC in	PWR	G		—	
58	PERR#	I/O	PERR#	I/O	I/O	P		PCI21	
59	SERR#	O	SERR#	O	O(OD)	P		PCI21	
60	PAR	I/O	PAR	I/O	I/O	P		PCI21	
61	C/BE1#	I/O	C/BE1#	I/O	I/O	P		PCI21	
62	AD15	I/O	AD15	I/O	I/O	P		PCI21	
63	AD14	I/O	AD14	I/O	I/O	P		PCI21	
64	AD13	I/O	AD13	I/O	I/O	P		PCI21	
65	AD12	I/O	AD12	I/O	I/O	P		PCI21	
66	GND	DC in	GND	DC in	PWR	G		—	
67	AD11	I/O	AD11	I/O	I/O	P		PCI21	
68	AD10	I/O	AD10	I/O	I/O	P		PCI21	
69	VCC_PCI	DC in	VCC_PCI	DC in	PWR	P		—	
70	AD9	I/O	AD9	I/O	I/O	P		PCI21	
71	AD8	I/O	AD8	I/O	I/O	P		PCI21	
72	C/BE0#	I/O	C/BE0#	I/O	I/O	P		PCI21	
73	AD7	I/O	AD7	I/O	I/O	P		PCI21	
74	AD6	I/O	AD6	I/O	I/O	P		PCI21	
75	AD5	I/O	AD5	I/O	I/O	P		PCI21	

Pin No.	16-bit Card Interface		CardBus Card Interface		Pin Characteristics					Note
	Pin Name	Dir	Pin Name	Dir	Type	Pwr Rail	Pullup Pulldown 16 / CB		Drive	
76	AD4	I/O	AD4	I/O	I/O	P			PCI21	
77	GND	DC in	GND	DC in	PWR	G			—	
78	AD3	I/O	AD3	I/O	I/O	P			PCI21	
79	AD2	I/O	AD2	I/O	I/O	P			PCI21	
80	AD1	I/O	AD1	I/O	I/O	P			PCI21	
81	AD0	I/O	AD0	I/O	I/O	P			PCI21	
82	VCC_CORE	DC in	VCC_CORE	DC in	PWR	C			—	
83	BVD1/ STSCHG#/ RI#	I	CSTSCHG	I	I(PU)/ I(PD)	A	PU	PD	—	3
84	INPACK#	I	CREQ#	I	I(PU)	A	PU	PU	—	
85	CDATA3	I/O	CAD0	I/O	I/O	A			8mA	1
86	CDATA11	I/O	CAD2	I/O	I/O	A			8mA	1
87	CDATA4	I/O	CAD1	I/O	I/O	A			8mA	1
88	CDATA12	I/O	CAD4	I/O	I/O	A			8mA	1
89	CDATA5	I/O	CAD3	I/O	I/O	A			8mA	1
90	CDATA13	I/O	CAD6	I/O	I/O	A			8mA	1
91	CDATA6	I/O	CAD5	I/O	I/O	A			8mA	1
92	CDATA14	I/O	—	—	I/O	A			8mA	1
93	CDATA7	I/O	CAD7	I/O	I/O	A			8mA	1
94	GND	DC in	GND	DC in	PWR	G			—	
95	CDATA15	I/O	CAD8	I/O	I/O	A			8mA	1
96	CE1#	O	CC/BE0#	I/O	I/O	A			8mA	
97	CE2#	O	CAD10	I/O	I/O	A			8mA	
98	CADR10	O	CAD9	I/O	I/O	A			8mA	
99	OE#	O	CAD11	I/O	I/O	A			8mA	
100	IORD#	O	CAD13	I/O	I/O	A			8mA	
101	CADR11	O	CAD12	I/O	I/O	A			8mA	
102	IOWR#	O	CAD15	I/O	I/O	A			8mA	
103	VCC_SLOT	DC in	VCC_SLOT	DC in	PWR	A			—	
104	CADR9	O	CAD14	I/O	I/O	A			8mA	
105	CADR17	O	CAD16	I/O	I/O	A			8mA	
106	CADR8	O	CC/BE1#	I/O	I/O	A			8mA	
107	CADR18	O	—	—	O(TS)	A			8mA	
108	CADR13	O	CPAR	I/O	I/O	A			8mA	
109	CADR19	O	—	I/O	I/O(PU)	A		PU	8mA	
110	CADR14	O	CPERR#	I/O	I/O(PU)	A		PU	8mA	2
111	CADR20	O	CSTOP#	I/O	I/O(PU)	A		PU	8mA	2
112	WE#	O	CGNT#	O	O(TS)	A			8mA	
113	CADR21	O	CDEVSEL#	I/O	I/O(PU)	A		PU	8mA	2

Pin No.	16-bit Card Interface		CardBus Card Interface		Pin Characteristics					Note
	Pin Name	Dir	Pin Name	Dir	Type	Pwr Rail	Pullup Pulldown 16 / CB		Drive	
114	RDY/ IREQ#	I	CINT#	I	I(PU)	A	PU	PU	—	
115	CADR22	O	CTRDY#	I/O	I/O(PU)	A		PU	8mA	2
116	GND	DC in	GND	DC in	PWR	G			—	
117	CADR16	O	CCLK	O	O(TS)	A			CB	
118	CADR23	O	CFRAME#	I/O	I/O	A			8mA	
119	CADR15	O	CIRDY#	I/O	I/O(PU)	A		PU	8mA	2
120	CADR24	O	CAD17	I/O	I/O	A			8mA	
121	CADR12	O	CC/BE2#	I/O	I/O	A			8mA	
122	CADR25	O	CAD19	I/O	I/O	A			8mA	
123	VCC_SLOT	DC in	VCC_SLOT	DC in	PWR	A			—	
124	CADR7	O	CAD18	I/O	I/O	A			8mA	
125	CADR6	O	CAD20	I/O	I/O	A			8mA	
126	CADR5	O	CAD21	I/O	I/O	A			8mA	
127	RESET	O	CRST#	O	O(TS)	A			4mA	
128	CADR4	O	CAD22	I/O	I/O	A			8mA	
129	WAIT#	I	CSERR#	I	I(PU)	A	PU	PU	—	
130	CADR3	O	CAD23	I/O	I/O	A			8mA	
131	GND	DC in	GND	DC in	PWR	G			—	
132	CADR2	O	CAD24	I/O	I/O	A			8mA	
133	REG#	O	CC/BE3#	I/O	I/O	A			8mA	
133	REG#	O	CC/BE3#	I/O	I/O	A			8mA	
134	CADR1	O	CAD25	I/O	I/O	A			8mA	
135	BVD2/ SPKR#	I	CAUDIO	I	I(PU)	A	PU	PU	—	
136	CADR0	O	CAD26	I/O	I/O	A			8mA	
137	CDATA0	I/O	CAD27	I/O	I/O	A			8mA	1
138	CDATA8	I/O	CAD28	I/O	I/O	A			8mA	1
139	CDATA1	I/O	CAD29	I/O	I/O	A			8mA	1
140	CDATA9	I/O	CAD30	I/O	I/O	A			8mA	1
141	CDATA2	I/O	—	—	I/O	A			8mA	1
142	CDATA10	I/O	CAD31	I/O	I/O	A			8mA	1
143	WP/ IOIS16#	I	CCLKRUN#	I/O	I/O(PU)	A		PU	8mA	2
144	VCC_CORE	DC in	VCC_CORE	DC in	PWR	C			—	

Pin Type

I: Input Pin, O: Output Pin, I/O: Input Output Pin,
I(PU): Input Pin with Internal Pullup Resister,
I(PD): Input Pin with Internal Pulldown Resister,
I/O(PU): Input Output Pin with Internal Pullup Resister,
I/O(PD): Input Output Pin with Internal Pulldown Resister,
O(TS): Three State Output Pin, O(OD): Open Drain Output Pin

Power Rail

P: VCC_PCI, C: VCC_CORE, A: VCC_SLOT,
5: VCC_5V

Drive

PCI21: PCI2.1 Compliant,
CB: PCMCIA CardBus PC Card Compliant

Note

- 1: Pulldown is attached when PC Card Interface is configured as 16-bit Interface Mode.
- 2: Pullup is attached when PC Card Interface is configured as a CardBus Interface Mode.
- 3: Pullup or Pulldown is configured according to the type of a card inserted.

3.3 Pin Functions Outline & Description

In this chapter, the detailed signal pins in RL5C475A are explained. Every signal is divided according to their relational interface.

Card Interface signal pin is multi-functional pin. Card Interface mode is configured automatically by the card insertion ; CardBus card or 16-bit card. And the pin function is redefined again.

mark means the signal is on either active or asserted when the signal is low-level. Otherwise, no-mark means the signal is asserted when the signal is high-level.

The following the notations are used to describe the signal type.

IN	Input Pin
OUT	Output Pin
OUT(TS)	Three State Output Pin
OUT(OD)	Open Drain Output Pin
I/O	Input Output Pin
I/O(OD)	Input Output Pin (Output is Open Drain)
s/h/z	Sustained Tri-State is an active low tri-state signal owned and driven by one and only one agent at a time. The agent that drives an s/h/z pin low must drive it high for at least one clock before letting it float. A new agent cannot start driving a s/h/z signal any sooner than one clock after the previous owner tri-state is.

3.4 PCI Local Bus interface

Pin Name	Type	Description
<i>PCI Bus Interface Pin Descriptions</i>		
PCICLK	IN	PCI CLOCK: PCICLK provides timing for all transactions on PCI. All other PCI signals are sampled on the rising edge of PCICLK.
CLKRUN#	I/O	PCI CLOCK RUN: This signal indicates the status of PCICLK and an open drain output to request the starting or speeding up of PCICLK. This pin complies with Mobile PCI specification. This signal has no meaning for 16bit card. Tie to GND if not used.
PCIRST#	IN	PCI RESET: This input is used to initialize all registers, sequences and signals of the RL5C475AA to their rest states. All of the outputs of the RL5C475AA will be tri-stated during PCIRST is asserted.
AD[31:0]	I/O	ADDRESS AND DATA: Address and Data are multiplexed on the same PCI pins.
C/BE[3:0]#	I/O	BUS COMMAND AND BYTE ENABLES: Bus Command and Byte Enables are multiplexed on the same PCI pins. During the address phase of transaction, C/BE[3:0]# define the bus command. During the data phase C/BE[3:0]# are used as Byte Enables. The Byte Enables are valid for the entire data phase and determine which byte lanes carry meaningful data.
PAR	I/O	PARITY: Parity is even parity across AD[31:0] and C/BE[3:0]#. PAR is stable and valid one clock after the address phase. For data phases, PAR is stable and valid one clock after either IRDY# is asserted on a write transaction or TRDY# is asserted on a read transaction. The master drives PAR for address and write data phases; the target drives PAR for read data phases.
FRAME#	I/O s/h/z	CYCLE FRAME: This signal is driven by the current master to indicate the beginning and duration of an access. FRAME# is asserted to indicate a bus transaction is beginning. While FRAME# is asserted, data transfers continue. When FRAME# is deasserted, the transaction is in the final data phase or has complete.
TRDY#	I/O s/h/z	TARGET READY: This signal indicates the initiating agent's ability to complete the current data phase of the transaction. TRDY# is used in conjunction with IRDY#. A data phase is completed on any clock both TRDY# and IRDY# are sampled asserted. During a read, TRDY# and IRDY# are sampled asserted. During a read, TRDY# indicates that valid data is present on AD[31:0]. During a write, it indicates the target is prepared to accept data. Wait cycles are inserted both IRDY# and TRDY# are asserted together.
IRDY#	I/O s/h/z	INITIATOR READY: This signal indicates the initiating agent's ability to complete the current data phase of the transaction. IRDY# is used in conjunction with TRDY#. A data phase is completed on any clock both TRDY# and IRDY# are sampled asserted. During a write, IRDY# indicates that valid data is present on AD[31:0]. During a read, it indicates the target is prepared to accept data. Wait cycles are inserted both IRDY# and TRDY# are asserted together.
STOP#	I/O s/h/z	STOP: This signal indicates the current target is requesting the master to stop the current transaction.
IDSEL	IN	INITIALIZATION DEVICE SELECT: This signal is used as a chip select during configuration read and write transactions.
DEVSEL#	I/O s/h/z	DEVICE SELECT: When actively driven, indicates the driving device has decoded its address as the target of the current access. As an input, DEVSEL# indicates whether any device on the bus has been selected.
PERR#	I/O s/h/z	PARITY ERROR: This signal is only for the reporting of data parity errors during all PCI transactions except a Special Cycle. The RL5C475AA drives this output active "low" if it detects a data parity error during a write phase.
SERR#	OUT(OD)	SYSTEM ERROR: This signal is pure open drain. The RL5C475AA actively drives this output for a single PCI clock when it detects an address parity error on either the primary bus or the secondary bus.
REQ#	OUT(TS)	REQUEST: This signal indicates to the arbiter that the RL5C475AA desires use of the bus. This is a point to point signal.
GNT#	IN	GRANT: This signal indicates the RL5C475AA that access to the bus has been granted. This is a point to point signal.

3.5 System Interrupt Signals

Pin Name	Type	Description
System Interrupt Pin Descriptions		
INTA#	OUT(OD)	PCI INTERRUPT REQUEST A: This signal indicates a programmable interrupt request generated from the card socket A interface. This signal is connected PCI bus INTA# interrupt line.
IRQ3/GPIO0 IRQ4/GPIO1 IRQ5/GPIO2 IRQ7/GPIO3 IRQ9/SRIRQ# IRQ10 IRQ11 IRQ12/ LEDOUT IRQ14 IRQ15/ ZVEN#	OUT(TS)	SYSTEM INTERRUPT REQUEST IRQ 3-15: These signals indicate the interrupts requests from one of the cards and are connected to the ISA bus IRQx signal. IRQ12 is reassigned as an LED output when LED enable bit in ATA control register is set to one. When Serial IRQ Enable bit in Misc Control register is set to one, IRQ9 is reassigned as SRIRQ# signal, at the same time IRQ15 is reassigned as ZVEN# signal ; ZV port buffer control signal. When Serial IRQ signal is enabled, IRQ3,4,5 and 7 are assigned as GPIO (General Purpose I/O) pins. These are input/output pins determined by user without effect on the controller transaction.
RI_OUT#/ PME#	OUT(TS)	RING INDICATE OUTPUT: When 16-bit card is inserted, this signal is assigned as RI_OUT# from a socket's RI# input when Ring Indicate Enable bit in Interrupt and General control register is set to one. When 32bit card is inserted, this signal indicates the inverted state of CSTSCHG signal when WAKEUP Enable bit in Socket Wakeup Control register is set to one. POWER MANAGEMENT EVENT: When PME_En bit in Power Management Control/Status register is set or when Power Status is set to any state mode except D0, this signal is assigned as PME#.

3.6 16-bit PC Card Interface Signals

Pin Name	Type	Description
<i>16-bit PC Card Interface Pin Descriptions</i>		
CDATA[15:0]	I/O	16-bit Card DATA BUS SIGNALS [15:0]: Input buffer is disabled when the card socket power supply is off or card is not inserted.
CADR[25:0]	OUT(TS)	16-bit Card ADDRESS BUS SIGNALS [25:0]:
IOR#	OUT(TS)	16-bit Card I/O READ:
IOW#	OUT(TS)	16-bit Card I/O WRITE:
OE#	OUT(TS)	16-bit Card OUTPUT ENABLE:
WE#	OUT(TS)	16-bit Card WRITE ENABLE:
CE1#	OUT(TS)	16-bit Card CARD ENABLE 1:
CE2#	OUT(TS)	16-bit Card CARD ENABLE 2:
REG#	OUT(TS)	16-bit Card ATTRIBUTE MEMORY SELECT: Memory access is limited to Attribute memory when this signal is "low". During normal access for I/O, this signal is kept "low" and "high" for DMA transfers.
READY/ IREQ#	IN	16-bit Card READY/BUSY or INTERRUPT REQUEST: This signal has two different functions. READY/BUSY# input on the memory PC card, and IREQ# input on the I/O card.
WP/ IOIS16#	IN	16-bit Card WRITE PROTECT or CARD IS 16-BIT PORT: This signal has two different functions. Write Protect Switch input on the memory PC card, and IOIS16 input on the I/O card.
RESET	OUT(TS)	16-bit Card CARD RESET:
WAIT#	IN	16-bit Card BUS CYCLE WAIT:
BVD1/ STSCHG#/ RI#	IN	16-bit Card BATTERY VOLTAGE DETECT 1 or STATUS CHANGE: This signal has three different functions. The battery voltage detect input 1 on the memory PC card, and Card Status Change#/Ring Indicate# input on the I/O card.
BVD2/ SPKR#/ LED	IN	16-bit Card BATTERY VOLTAGE DETECT 2 or DIGITAL AUDIO or LED INPUT: This signal has three different functions. The battery voltage detect input 2 on the memory PC card, and SPEAKER# input or LED input on the I/O card.
INPACK#	IN	16-bit Card INPUT ACKNOWLEDGE:
CD1#	IN	16-bit Card CARD DETECT 1: CD[2:1]# pins are used to detect the card insertion. CD[2:1]# pins are used in conjunction with VS[2:1]# to decode card type information.
CD2#	IN	16-bit Card CARD DETECT 2: CD[2:1]# pins are used to detect the card insertion. CD[2:1]# pins are used in conjunction with VS[2:1]# to decode card type information.
VS1	I/O	16-bit Card CARD VOLTAGE CAPABILITY SENSE 1: VS[2:1]# pins are used in conjunction with CD[2:1] to decode card type information.
VS2	I/O	16-bit Card CARD VOLTAGE CAPABILITY SENSE 2: VS[2:1]# pins are used in conjunction with CD[2:1]# to decode card type information.

3.7 CardBus PC Card Interface Signals

Pin Name	Type	Description
CardBus PC Card Interface Pin Descriptions		
CCLK	OUT(TS)	CardBus Clock: This signal provides timing for all transactions on the PC Card Standard 95 interface and it is an input to every PC Card Standard 95 device. All other CardBus PC Card signals, except CRST# (upon assertion), CCLKR, CCLKRUN#, CINT#, CSTSCHG, CAUDIO, CCD[2:1]#, and CVS[2:1], are sampled on the rising edge of CCLK, and all timing parameters are defined with respect to this edge.
CCLKRUN#	I/O s/h/z	CardBus Clock Run: This signal is used by cards to request starting (or speeding up) clock ; CCLK. CCLKRUN# also indicates the clock status. For PC cards, CCLKRUN# is an open drain output and it is also an input. The RL5C475AA indicates the clock status of the primary bus to the CardBus card.
CRST#	OUT(TS)	CardBus Card Reset: This signal is used to bring CardBus Card specific registers, sequencers and signals to a consistent state. Anytime CRST# is asserted, all CardBus card output signals will be driven to their begin state.
CAD[31:0]	I/O	CardBus Address/Data: These signals are multiplexed on the same CardBus card pins. A bus transaction consists of an address phase followed by one or more data phases. CardBus card supports both read and write bursts. CAD[31:0] contain a physical address (32 bits). For I/O, this is a byte address ; for configuration and memory it is a DWORD address. During data phases, CAD[7:0] contain the least significant byte(LSB) and CAD[31:24] contain the most significant byte(MSB). Write data is stable and valid when CIRDY# is asserted and read data is stable and valid when CTRDY# is asserted. Data is transferred during those clocks where both CIRDY# and CTRDY# are asserted.
CC/BE[3:0]#	I/O	CardBus Command/Byte Enables: These signals are multiplexed on the same CardBus card pins. During the address phase of a transaction, CC/BE[3:0]# define the bus command. During the data phase, CC/BE[3:0]# are used as Byte Enables. The Byte Enables are valid for the entire data phase and determine which byte lanes carry meaningful data. CC/BE[0]# applies to byte 0 (LSB) and CC/BE[3]# applies to byte 3 (MSB).
CPAR	I/O	CardBus Parity: This signal is even parity across CAD[31:0] and CC/BE[3:0]#. Parity generation is required by all CardBus card agents. CPAR is stable and valid clock after either CIRDY# is asserted on a write transaction or CTRDY# is asserted on a read transaction. Once CPAR is valid, it remains valid until one clock after the completion of the current data phase. (CPAR has the same timing as CAD[31:0] but delayed by one clock.) The master drives CPAR for address and write data phases ; the target drives CPAR for read data phases.
CFRAME#	I/O s/h/z	CardBus Cycle Frame: This signal is driven by the current master to indicate the beginning and duration of a transaction. CFRAME# is asserted to indicate that a bus transaction is beginning. While CFRAME# is asserted, data transfers continue. When CFRAME# is deasserted, the transaction is in the final data phase.
CIRDY#	I/O s/h/z	CardBus Initiator Ready: This signal indicates the initiating agent's(bus master's) ability to complete the current data phase of the transaction. CIRDY# is used in conjunction with CTRDY#. A data phase is completed on any clock both CIRDY# and CTRDY# are sampled asserted. During a write, CIRDY# indicates that valid data is present on CAD[31:0]. During a read, it indicates the master is prepared to accept data. Wait cycles are inserted until both CIRDY# and CTRDY# are asserted together.
CTRDY#	I/O s/h/z	CardBus Target Ready: This signal indicates the agent's(selected target's) ability to complete the current data phase of the transaction. CTRDY# is used in conjunction with CIRDY#. A data phase is completed on any clock both CTRDY# and CIRDY# are sampled asserted. During a read, CTRDY# indicates that valid data is present on CAD[31:0]. During a write, it indicates the target is prepared to accept data. Wait cycles are inserted until both CIRDY# and CTRDY# are asserted together.
CSTOP#	I/O s/h/z	CardBus Stop: This signal indicates the current target is requesting the master to stop the current transaction.
CDEVSEL#	I/O s/h/z	CardBus Device Select: This signal indicates the driving device has decoded its address as the target of the current access when actively driven. As an input, CDEVSEL# indicates whether any device on the bus has been selected.
CREQ#	IN	CardBus Request: This signal indicates to the arbiter that this agent desires use of the bus. Every master has its own CREQ#.

Pin Name	Type	Description
CardBus PC Card Interface Pin Descriptions (Continued)		
CGNT#	OUT	CardBus Grant: This signal indicates to the agent that access to the bus has been granted. Every master has its own CGNT#.
CPERR#	I/O s/h/z	CardBus Parity Error: This signal is only for the reporting of data parity errors during all CardBus Card transactions except a Special Cycle. An agent cannot report a CPERR# until it has claimed the access by asserting CDEVSEL# and completed a data phase.
CSERR#	IN	CardBus System Error: This signal is for reporting address parity errors, data parity errors on the Special Cycle command, or any other system error where the result could be catastrophic.
CINT#	IN	CardBus Interrupt Request: This signal is an input signal from CardBus card. It is level sensitive, and asserted low (negative true), using an open drain output driver. The assertion and deassertion of CINT# is asynchronous to CCLK.
CSTSCHG	IN	CardBus Card Status Change: This signal is an input signal used to alert the system to changes in the READY, WP, or BVD[2:1] conditions of the card. It is also used for the system and/or CardBus card interface Wake up. CSTSCHG is asynchronous to CCLK.
CAUDIO	IN	CardBus Card Audio: This signal is a digital audio input signal from a CardBus Card to the system's speaker. CAUDIO has no relationship to CCLK.
CCD1#	IN	CardBus Card Detect 1: CCD[2:1]# pins are used to detect the card insertion. CCD[2:1]# pins are used in conjunction with CVS[2:1]# to decode card type information.
CCD2#	IN	CardBus Card Detect 2: CCD[2:1]# pins are used to detect the card insertion. CCD[2:1]# pins are used in conjunction with CVS[2:1]# to decode card type information.
CVS1	I/O	CardBus Card Voltage Sense 1: CVS[2:1]# pins are used in conjunction with CCD[2:1]# to decode card type information.
CVS2	I/O	CardBus Card Voltage Sense 2: CVS[2:1]# pins are used in conjunction with CCD[2:1]# to decode card type information.

3.8 Socket Power Control Signals

Pin Name	Type	Description
<i>Socket Power Control Signal Descriptions</i>		
VCC5EN#	OUT	VCC 5V ENABLE:
VCC3EN#	OUT	VCC 3.3V ENABLE:
VPPEN0	OUT	VPP ENABLE 0:
VPPEN1	OUT	VPP ENABLE 1:

3.9 Audio - General Signals

Pin Name	Type	Description
<i>Audio Pin Descriptions</i>		
SPKROUT#/ HWSPND#	OUT(TS)	SPEAKER OUTPUT: This signal is a digital audio output from SPKR#. When Hardware suspend enable bit in Misc Control register is set to one, this pin works as a Hardware Suspend# input. This signal must be pulled up with 100K register. When Serial IRQ mode is set, HWSPND# must be asserted after Serial IRQ mode on the chip-set has been deasserted. When Hardware Suspend mode is off, HWSPND# must be deasserted before Serial IRQ mode is enabled.
LED#	OUT	LED OUTPUT: This signal outputs "Low" when CardBus Card is accessed. Setting LED Polarity bit in Misc Control register is enabled to output "High" on accessing.

3.10 Power and GND

Pin Name	Type	Description
<i>Power Pin Descriptions</i>		
VCC_PCI	PWR	PCI VCC : Power Supply pins for PCI interface signals. This pin can be powered at either 3.3V or 5V.
VCC_CORE	PWR	CORE VCC : Power Supply pins for the internal core logic. This pin must be powered at 3.3V only.
VCC_SLOT	PWR	SLOTA VCC : Power Supply for Card socket A. This pin can be powered at either 3.3V or 5V.
VCC_5V	PWR	5V VCC : This supply pin is connected to 5V. In systems where 5V is not available, this pin is connected to 3.3V.
GND	PWR	GND :

4 ELECTRICAL CHARACTERISTICS

4.1 Absolute Maximum rating

Symbol	Parameter	Min	Unit	Condition	note
Vcc 1	Supply Voltage Range 1	-0.3 ~ 6.6	V	GND=0V	1
Vcc 2	Supply Voltage Range 2	-0.3 ~ 5.0	V	GND=0V	2
Vte	Voltage on Any Pin	-0.3 ~ Vcc+0.3	V	GND=0V	
Topr	Ambient Temperature under bias	-40 ~ 85	°C		
Tstg	Storage Temperature Range	-55 ~ 125	°C		

note 1 : Applied for Vcc_xxx except for Vcc_core .

note 2 : Applied for Vcc_core only.

Note: Stresses above those listed may cause permanent damage to system components. These are stress ratings only. Functional operation at these or any conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect system reliability.

4.2 DC Characteristics

4.2.1 Recommended Operating Conditions for Power Supply

Power Pin	Parameter	Min	Typ	Max	Unit	Note
VCC_PCI	Supply Voltage for PCI interface (5.0V Operation)	4.75	5.0	5.25	V	
VCC_PCI	Supply Voltage for PCI interface (3.3V Operation)	3.0	3.3	3.6	V	
VCC_CORE	Supply Voltage for Core Logic	3.0	3.3	3.6	V	
VCC_5V	Supply Voltage for 5V Control Signals	3.0	5.0	5.25	V	
VCC_SLOT A	Supply Voltage for Card Socket A (5.0V Operation)	4.75	5.0	5.25	V	
VCC_SLOT A	Supply Voltage for Card Socket A (3.3V Operation)	3.0	3.3	3.6	V	

4.2.2 PCI Interface

For 5V signaling

(VCC_CORE=3.0~3.6V, VCC_PCI=4.75~5.25V, Ta=0~70°C)

Symbol	Parameter	Min	Max	Unit	Test Condition	Note
VIH	Input High Voltage	2.0	Vcc_PCI +0.5	V		1
VIL	Input Low Voltage	-0.5	0.8	V		1
VOH	Output High Voltage	2.4		V	Iout=-2mA	1
VOL	Output Low Voltage		0.55	V	Iout=6mA	1
IIH	Input High Leakage Current		70	μA	Vin=2.7V	1
IIL	Input Low Leakage Current		-70	μA	Vin=0.5V	1
Cin	Input Pin Capacitance		10	pF		1
Cclk	PCICLK Pin Capacitance		12	pF		1

For 3.3V signaling

(VCC_CORE=3.0~3.6V, VCC_PCI=3.0~3.6V, Ta=0~70°C)

Symbol	Parameter	Min	Max	Unit	Test Condition	Note
VIH	Input High Voltage	0.5Vcc_PCI	Vcc_PCI+0.5	V		1
VIL	Input Low Voltage	-0.5	0.3Vcc_PCI	V		1
VOH	Output High Voltage	0.9Vcc_PCI		V	Iout=-500μA	1
VOL	Output Low Voltage		0.1Vcc_PCI	V	Iout=1500μA	1
IILk	Input Leakage Current		±10	μA	Vin=0~Vcc_PCI	1
Cin	Input Pin Capacitance		10	pF		1
Cclk	PCICLK Pin Capacitance		12	pF		1

Note 1: Applied for PCICLK, CLKRUN#, PCIRST#, AD[31:0], C/BE#[3:0], PAR, FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, IDSEL, PERR#, SERR#, REQ#, GNT#, INTA# pins

4.2.3 16-bit PC Card Interface

For 5V signaling

(VCC_CORE=3.0~3.6V, VCC_SLOTA =4.75~5.25V, Ta=0~70°C)

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition	Note
VIH	Input High Voltage	2.4		Vcc_SLO T +0.3	V		2
VIL	Input Low Voltage	-0.3		0.8	V		2
VOH1	Output High Voltage	2.4			V	Iout=-8mA	2
VOH2	Output High Voltage	2.4			V	Iout=-4mA	2,3
VOL1	Output Low Voltage			0.4	V	Iout=8mA	2
VOL2	Output Low Voltage			0.4	V	Iout=4mA	2,3
IILk	Input Leakage Current			±10	μA	Vin=0~Vcc_SLOTA	2
IIL1	Input Leakage Current (Pull-up)		-120		μA	Vin=0	2,4
Cin	Input Pin Capacitance			10	pF		2

For 3.3V signaling

(VCC_CORE=3.0~3.6V, VCC_SLOTA =3.0~3.6V, Ta=0~70°C)

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition	Note
VIH	Input High Voltage	2.0		Vcc_SLO T +0.3	V		2
VIL	Input Low Voltage	-0.3		0.6	V		2
VOH1	Output High Voltage	2.4			V	Iout=-4mA	2
VOH2	Output High Voltage	2.4			V	Iout=-2mA	2,3
VOL1	Output Low Voltage			0.4	V	Iout=4mA	2
VOL2	Output Low Voltage			0.4	V	Iout=2mA	2,3
IILk	Input Leakage Current			±10	μA	Vin=0~Vcc_SLOTA	2
IIL1	Input Leakage Current (Pull-up)		-50		μA	Vin=0	2,4
Cin	Input Pin Capacitance			10	pF		2

Note 2: Applied for CADDR[25:0], CDATA[15:0], CE[2:1]#, IOR#, IOW#, OE#, WE#, REG#, RDY/IREQ#, WAIT#, WP/IOIS16#, RESET, BVD1/STSCHG#/RI#, BVD2/SPKR#, INPACK# pins, if Card interface is configured as a 16-bit Card Socket.

Note 3: Applied for RESET pins

Note 4: Applied for RDY/IREQ#, WAIT#, BVD1/STSCHG#/RI#, BVD2/SPKR#, INPACK# pins

4.2.4 CardBus PC Card Interface

(VCC CORE=3.0~3.6V, VCC SLOTA =3.0~3.6V, Ta=0~70°C)

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition	Note
VIH	Input High Voltage	0.475x Vcc_SLOTA		Vcc_SLOT +0.5	V		5
VIL	Input Low Voltage	-0.5		0.325x Vcc_SLOT	V		5
VOH	Output High Voltage	0.9Vcc_SLOT A			V	Iout=-150μA	5
VOL	Output Low Voltage			0.1Vcc_SLOT	V	Iout=700μA	5
IILk	Input Leakage Current			±10	μA	Vin=0~ Vcc_SLOTA	5
IIL1	Input Leakage Current (Pull-up)		-230		μA	Vin=0	5,6
IIL2	Input Leakage Current (Pull-down)		10		μA	Vin=Vcc_SLOTA	2,7
Cin	Input Pin Capacitance			10	pF		5

Note 5: Applied for CCLK, CCLKRUN#, CRST#, CAD[31:0], CC/BE#[3:0], CPAR, CFRAME#, CIRDY#,CTRDY#,CSTOP#, CDEVSEL#, CBLOCK#, CPERR#, CSERR#, CREQ#, CGNT#, CINT#, CAUDIO, CSTSCHG pins, if Card interface is configured as a CardBus Card Socket.

Note 6 : Applied for CCLKRUN#, CIRDY#,CTRDY#,CSTOP#, CDEVSEL#, CPERR#, CSERR#, CREQ#, CINT#, CAUDIO pins

Note 7 : Applied for CSTSCHG pins

4.2.5 PC Card Interface Card detect Pins and System Interface Pins

PC Card Interface Card Detect Pins and System Interface Pins

(VCC CORE=3.0~3.6V, VCC_5V=4.75~5.25V, Ta=0~70°C)

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition	Note
VIH	Input High Voltage	2.4		Vcc_5V+0.3	V		9,11
VIL	Input Low Voltage	-0.3		0.8	V		9,11
VOH1	Output High Voltage	2.4			V	Iout=-4mA	10
VOH2	Output High Voltage	2.4			V	Iout=-1mA	11
VOL1	Output Low Voltage			0.4	V	Iout=4mA	10
VOL2	Output Low Voltage			0.4	V	Iout=1mA	11
IILk	Input Leakage Current			±10	μA	Vin=0~Vcc_5V	11
IIL1	Input Leakage Current (Pull-up)		-140		μA	Vin=0	9
IOZ	Hi-Z Output Leakage Current			±10	μA	Vout=0~Vcc_5V	10

Note 9: Applied for CD1#(CCD1#), CD2#(CCD2#) pins

Note 10: Applied for RI_OUT#, SPKROUT#,VCC5EN#, VCC3EN#, VPPEN0, VPPEN1 pins

Note 11: Applied for VS1#(CVS1#), VS2#(CVS2#), pins

4.2.6 IRQ3-15 pin

For PCI 5V signaling

(VCC_CORE=3.0~3.6V, VCC_PCI=4.75~5.25V, Ta=0~70°C)

Symbol	Parameter	Min	Max	Unit	Test Condition	Note
VOH	Output High Voltage	2.4		V	Iout=-8mA	12
VOL	Output Low Voltage		0.4	V	Iout=8mA	12
IOZ	Hi-Z Output Leakage Current		±10	µA	Vout=0~Vcc_PCI	12

For PCI 3.3V signaling

(VCC_CORE=3.0~3.6V, VCC_PCI=3.0~3.6V, Ta=0~70°C)

Symbol	Parameter	Min	Max	Unit	Test Condition	Note
VOH	Output High Voltage	2.4		V	Iout=-4mA	12
VOL	Output Low Voltage		0.4	V	Iout=4mA	12
IOZ	Hi-Z Output Leakage Current		±10	µA	Vout=0~Vcc_PCI	12

Note 12: Applied for IRQ3-15 pins

4.2.7 Power Consumption

Power Supply Current

Power Pin	Parameter	Min	Typ	Max	Unit	Condition
Iccstd	Power Supply Current, Standby			50	µA	fclk(PCICLK)=0, Vin=0or Vcc
Iccsusp	Power Supply Current, Hardware Suspend Mode			30	µA	Mode = H/W Bridge Suspend VCC_SLOT=5.0V VCC_5V=5.0V VCC_PCI=0V VCC_CORE=3.3V Vin=0 or Vcc
Icc	Power Supply Current, Operating			40	mA	fclk(PCICLK)=33Mhz VCC_SLOT=5.0/3.3V VCC_5V=5.0V VCC_PCI=5.0V VCC_CORE=3.3V Vin=0 or Vcc


4.3 AC Characteristics

4.3.1 PCI Interface Signals

PCI Clock

(VCC_CORE=3.0~3.6V, VCC_PCI=3.0~3.6V or 4.75~5.25V, Ta=0~70°C)

Symbol	Parameter	Min	Max	Unit	Notes
	PCICLK				
t1a	Cycle Time, PCICLK	30		ns	
t1b	Pulse Width Duration, PCICLK High	11		ns	
t1c	Pulse Width Duration, PCICLK Low	11		ns	
t1d	Slew Rate, PCICLK Rising Edge	1	4	V/ns	
t1e	Slew Rate, PCICLK Falling Edge	1	4	V/ns	




PCICLK Timing

PCI Reset

(VCC_CORE=3.0~3.6V, VCC_PCI=3.0~3.6V or 4.75~5.25V, Ta=0~70°C)

Symbol	Parameter	Min	Max	Unit	Notes
	PCIRST#				
t2a	Pulse Duration, PCIRST#	1		ms	
t2b	Setup Time, PCICLK active at PCIRST# Negation	100		μs	




PCI Reset Timing

PCI Interface Output Signals

(VCC_CORE=3.0~3.6V, VCC_PCI=3.0~3.6V or 4.75~5.25V, Ta=0~70°C)

Symbol	Parameter	Min	Max	Unit	Notes
	AD[31:0], C/BE#[3:0], PAR, FRAME#,DEVSEL#, IRDY#, TRDY#,STOP#, PERR#, SERR#, CLKRUN#				
t3a	Shared Signal Valid delay time from PCICLK	2	11	ns	Min: CL=0 pF Max: CL=50 pF (10 pF 3.3v)
t3b	Enable Time, Hi-Z to active delay from PCICLK	2		ns	
t3c	Disable Time, Active to Hi-Z delay from PCICLK		28	ns	
	REQ#				
t3d	Point to Point Signal Valid delay time from PCICLK	2	12	ns	Min: CL=0 pF Max: CL=50 pF (10 pF 3.3v)




PCI Output Signals Timing

PCI Interface Input Signals

(VCC_CORE=3.0~3.6V, VCC_PCI=3.0~3.6V or 4.75~5.25V, Ta=0~70°C)

Symbol	Parameter	Min	Max	Unit	Notes
	CAD[31:0], C/BE#[3:0], PAR, FRAME#,DEVSEL#, IRDY#, TRDY#,STOP#, IDSEL, PERR#, SERR#, CLKRUN#				
t4a	Setup Time, Shared Signal Valid before PCICLK	7		ns	
t4b	Hold Time, Shared Signal Hold Time after PCICLK High	0		ns	
	GNT#				
t4c	Setup Time, Point to Point Signal Valid before PCICLK	10		ns	




PCI Input Signals Timing

4.3.2 System Interface Signals

System Interface Signals AC Characteristics
 (VCC_CORE=3.0~3.6V, VCC_PCI=3.0~3.6V or 4.75~5.25V, VCC_SLOTA=3.0~3.6V or 4.75~5.25V, VCC_5V= 4.75~5.25V, Ta=0~70°C)

Symbol	Parameter	Min	Max	Unit	Notes
	RI_OUT#, IRQ3-15, INTA#				
t5b	RI# to RI_OUT# Delay		50	ns	
t5c	Card Status Change to IRQ3-15/INTA# Delay		2Tcyc+0	ns	1
t5d	Card IREQ#/CINT# to IRQ3-15/INTA# Delay		50	ns	
	SPKOUT#				
t5e	SPKR#/CAUDIO to SPKOUT# Delay		50	ns	

Note1: Tcyc is PCICLK cycle time. (Typically 30ns)



System Signals Timing

4.3.3 16-bit PC Card Interface Signals


Memory Read

(VCC_CORE=3.0~3.6V, VCC_SLOTA=3.0~3.6V or 4.75~5.25V, Ta=0~70°C)

Symbol	Parameter	Min	Max	Unit	Notes
	CADR[25:0], REG#, CE[2:1]#				
t6a	Setup Time, CADR[25:0], REG# and CE[2:1]# before OE# Low	Tsu-20		ns	1,2 Tsu=1~7Tcyc Programmable
t6c	Hold Time, CADR[25:0], REG# and CE[2:1]# after OE# High	Thl-10		ns	1,2 Thl=1~7Tcyc Programmable
	OE#				
t6b	Pulse Duration, OE# Low	Tpw-20		ns	1,2 Tpw=3~31Tcyc Programmable
	CDATA[15:0]				
t6d	Hold Time, CDATA[15:0] after OE# High	0		ns	
	WAIT#				
t6e	Hold Time, OE# Low after WAIT# High	1Tcyc+0		ns	1
t6f	Valid Delay, OE# Low to WAIT# Low		50	ns	

Note1: Tcyc is PCICLK cycle time.(Typically 30ns)

Note2: Tsu, Tpw, Thl can be programmed by setting 16-bit Memory Timing 0 register.



16-bit Card Memory Read Timing


Memory Write

(VCC CORE=3.0~3.6V, VCC SLOTA=3.0~3.6V or 4.75~5.25V, Ta=0~70°C)

Symbol	Parameter	Min	Max	Unit	Notes
	CADR[25:0], REG#, CE[2:1]#				
t7a	Setup Time, CADR[25:0], REG# and CE[2:1]# before WE# Low	Tsu-20		ns	1,2 Tsu=1~7Tcyc Programmable
t7c	Hold Time, CADR[25:0], REG# and CE[2:1]# after WE# High	Thl-10		ns	1,2 Thl=1~7Tcyc Programmable
	WE#				
t7b	Pulse Duration, WE# Low	Tpw-20		ns	1,2 Tpw=3~31Tcyc Programmable
	CDATA[15:0]				
t7d	Setup Time, CDATA[15:0] before WE# Low	Tsu-20		ns	1,2 Tsu=1~7Tcyc Programmable
t7e	Hold Time, CDATA[15:0] after WE# High	Thl-10		ns	1,2 Thl=1~7Tcyc Programmable
	WAIT#				
t7f	Hold Time, WE# Low after WAIT# High	Tcyc+0		ns	1
t7g	Valid Delay, WE# Low to WAIT# Low		50	ns	

Note1: Tcyc is PCICLK cycle time.(Typically 30ns)

Note2: Tsu, Tpw, Thl can be programmed by setting 16-bit Memory Timing 0 register.



16-bit Card Memory Write Timing


I/O Read

(VCC_CORE=3.0~3.6V, VCC_SLOTA=3.0~3.6V or 4.75~5.25V, Ta=0~70°C)

Symbol	Parameter	Min	Max	Unit	Notes
	CADR[25:0], REG#				
t8a	Setup Time, CADR[25:0] and REG# before IORD# Low	Tsu-20		ns	1,3 Tsu=2~7Tcyc Programmable
t8c	Hold Time, CADR[25:0] and REG# after IORD # High	Thl-10		ns	1,3 Thl=1~7Tcyc Programmable
	IORD#				
t8b	Pulse Duration, IORD # Low	Tpw-20		ns	1,3 Tpw=3~31Tcyc Programmable
	CE[2:1]#				
t8d	Valid Delay, CADR[15:0] and REG# to CE[2:1]#	1Tcyc-10		ns	1
	CDATA[15:0]				
t8e	Hold Time, CDATA[15:0] after IORD # High	0		ns	
	WAIT#				
t8f	Hold Time, IORD # Low after WAIT# High	1Tcyc+0		ns	1
t8g	Valid Delay, IORD # Low to WAIT# Low		50	ns	
	IOIS16#				
t8h	Valid Delay, CADR[25:0] to IOIS16# Low		50	ns	
	INPACK#				
t8k	Hold Time, INPCK# Low after IORD# High	0		ns	
t8j	Valid Delay, IORD # Low to INPACK# Low		50	ns	

Note1: Tcyc is PCICLK cycle time. (Typically 30ns)

Note3: Tsu, Tpw, Thl can be programmed by setting 16-bit I/O Timing 0 register.



16-bit Card I/O Read Timing


I/O Write

(VCC_CORE=3.0~3.6V, VCC_SLOTA=3.0~3.6V or 4.75~5.25V, Ta=0~70°C)

Symbol	Parameter	Min	Max	Unit	Notes
	CADR[25:0], REG#				
t9a	Setup Time, CADR[25:0], REG# and CE[2:1]# before IOWR # Low	Tsu-20		ns	1,3 Tsu=2~7Tcyc Programmable
t9c	Hold Time, CADR[25:0], REG# and CE[2:1]# after IOWR # High	Thl-10		ns	1,3 Thl=1~7Tcyc Programmable
	IOWR#				
t9b	Pulse Duration, IOWR# Low	Tpw-20		ns	1,3 Tpw=3~31Tcyc Programmable
	CE[2:1]#				
t9h	Valid Delay, CADR[15:0] and REG# to CE[2:1]#	1Tcyc-10		ns	3
	CDATA[15:0]				
t9d	Setup Time, CDATA[15:0] before IOWR # Low	Tsu-2Tcyc-10		ns	1,3 Tsu=3~7Tcyc Programmable
t9e	Hold Time, CDATA[15:0] after IOWR # High	Thl-10		ns	1,3 Thl=1~7Tcyc Programmable
	WAIT#				
t9f	Hold Time, IOWR # Low after WAIT# High	1Tcyc+0		ns	3
t9g	Valid Delay, IOWR # Low to WAIT# Low		50	ns	
	IOIS16#				
t9j	Valid Delay, CADR[25:0] and REG# to IOIS16# Low		50	ns	

Note1: Tcyc is PCICLK cycle time.(Typically 30ns)

Note3: Tsu, Tpw, Thl can be programmed by setting 16-bit I/O Timing 0 register.




16-bit Card I/O Write Timing

4.3.4 CardBus PC Card Interface Signals

Clock and Signal Slew Rate

(VCC_CORE=3.0~3.6V, VCC_SLOTA=3.0~3.6V, Ta=0~70°C)

Symbol	Parameter	Min	Max	Unit	Notes
	CCLK				
t10a	Cycle Time, CCLK	30		ns	
t10b	Pulse Width Duration, CCLK High	12		ns	
t10c	Pulse Width Duration, CCLK Low	12		ns	
t10d		1	4	V/ns	
t10e	Slew Rate, CCLK Falling Edge	1	4	V/ns	
	Other CardBus Signals				
t10f	Slew Rate, Rising Edge	0.25	1	V/ns	
t10g	Slew Rate, Falling Edge	0.25	1	V/ns	




CCLK Timing and CardBus Slew Rate

Card Reset

(VCC_CORE=3.0~3.6V, VCC_SLOTA=3.0~3.6V, Ta=0~70°C)

Symbol	Parameter	Min	Max	Unit	Notes
	CRST#				
t11a	Pulse Duration, CRST#	1		ms	
t11b	Setup Time, CCLK active at CRST# Negation	100		μs	




CardBus Reset Timing

Card Output

(VCC_CORE=3.0~3.6V, VCC_SLOTA=3.0~3.6V, Ta=0~70°C)

Symbol	Parameter	Min	Max	Unit	Notes
	CAD[31:0], CC/BE#[3:0], CPAR, CFRAME#,CDEVSEL#, CIRDY#, CTRDY#,CSTOP#, CBLOCK#, CPERR#, CSERR#, CCLKRUN#, CGNT#				
t12a	Valid delay time from CCLK	2	18	ns	Min: CL=0 pF Max: CL=30 pF
t12b	Enable Time, Hi-Z to active delay from CCLK	2		ns	
t12c	Disable Time, Active to Hi-Z delay from CCLK		28	ns	




CardBus Interface Output Signals Timing

Card Input


(VCC_CORE=3.0~3.6V, VCC_SLOTA=3.0~3.6V, Ta=0~70°C)

Symbol	Parameter	Min	Max	Unit	Notes
	CAD[31:0], CC/BE#[3:0], CPAR, CFRAME#,CDEVSEL#, CIRDY#, CTRDY#,CSTOP#, CBLOCK#, CPERR#, CSERR#, CCLKRUN#, CREQ#				
t13a	Setup Time, Signal Valid before CCLK	7		ns	
t13b	Hold Time, Signal Hold Time after CCLK High	0		ns	




CardBus Input Signals Timing

4.3.5 Hardware Suspend mode




Symbol	Parameter	Min	Typ	Max	Unit
Tpd	HWSPND# to PCIRESET# delay	100			ns
Tpu	HWSPND# to PCIRESET# delay	100			ns



5 MECHANICAL PACKAGE OUTLINE

5.1 144pin LQFP



UNIT : $\frac{MM}{INCH}$

NOTICE

1. The products and the product specifications described in this document are subject to change or discontinuation of production without notice for reasons such as improvement. Therefore, before deciding to use the products, please refer to Ricoh sales representatives for the latest information thereon.
2. This document may not be copied or otherwise reproduced in whole or in part without prior written consent of Ricoh.
3. Please be sure to take any necessary formalities under relevant laws or regulations before exporting or otherwise taking out of your country the products or the technical information described herein.
4. The technical information described in this document shows typical characteristics of and example application circuits for the products. The release of such information is not to be construed as a warranty of or a grant of license under Ricoh's or any third party's intellectual property rights or any other rights.
5. The products listed in this document are intended and designed for use as general electronic components in standard applications (office equipment, computer equipment, measuring instruments, consumer electronic products, amusement equipment etc.). Those customers intending to use a product in an application requiring extreme quality and reliability, for example, in a highly specific application where the failure or misoperation of the product could result in human injury or death (aircraft, spacevehicle, nuclear reactor control system, traffic control system, automotive and transportation equipment, combustion equipment, safety devices, life support system etc.) should first contact us.
6. We are making our continuous effort to improve the quality and reliability of our products, but semiconductor products are likely to fail with certain probability. In order prevent any injury to persons or damages to property resulting from such failure, customers should be careful enough to incorporate safety measures in their design, such as redundancy feature, fire-containment feature and fail-safe feature. We do not assume any liability or responsibility for any loss or damage arising from misuse or inappropriate use of the products.
7. Anti-radiation design is not implemented in the products described in this document.
8. Please contact Ricoh sales representatives should you have any questions or comments concerning the products or the technical information.

June 1995