

RED SERIES



LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

AC LINE FREQUENCY DIVIDERS

July 2000

RED SERIES

RED 5/6 Divide by 5 or 6 Divide by 50 or 60 RED 50/60 RED 100/120 Divide by 100 or 120 RED 300/360 Divide by 300 or 360 RED 500/600 Divide by 500 or 600 RED 3000/3600 Divide by 3000 or 3600

FEATURES:

- Clock input pulse shaper accepts 50Hz/60Hz sine wave directly
- · Fully static counter operation
- +4.5V to +15V operation (VDD-Vss)
- Low power dissipation
- High noise immunity
- Reset
- Input Enable
- 50Hz/60Hz division select input
- Output low power TTL compatible at +4.5V operation
- Square Wave Output (except for ÷ 5)
- RED x/y (DIP); RED x/y-S (SOIC) See Figure 1

APPLICATION:

Time base generator from either 50 Hz or 60 Hz line frequency to produce:

10 pulses per second	(RED 5/6)
1 pulse per second	(RED 50/60)
1 pulse per 2 seconds	(RED 100/120)
1 pulse per .1 minute	(RED 300/360)
1 pulse per 10 seconds	(RED 500/600)
1 pulse per minute	(RED 3000/3600)

DESCRIPTION OF OPERATION:

The counter advances by one on each negative transition of the input clock pulse as long as the Enable signal is High and the Reset signal is Low. When the Enable signal is Low the input clock pulses will be inhibited and the counter will be held at the state it was in prior to bringing the Enable Low. A High Reset signal clears the counter to zero count.

Depending on the device used, a Low on the Division Select input will cause a Divide by 6, 60, 120, 360, 600 or 3600. A High on the Division Select will cause a Divide by 5, 50, 100, 300, 500 or 3000.

All outputs are 50% duty cycle except RED 5, where output is low for two clocks and high for three clocks.

CLOCK INPUT

odf.dzsc.com

If input signals are less than the Vss or greater than VDD, a series input resistor should be used to limit the maximum input current to 2 mA.

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may

PIN ASSIGNMENT - TOP VIEW



MARKING

MARKING AS FOLLOWS:

PART

RED 5/6	RED 6
RED 50/60	RED 60
RED 100/120	RED 120
RED 300/360	RED 360
RED 500/600	RED 600
RED 3000/3600	RED 3600

MAXIMUM RATINGS:

PARAMETER	SYMBOL	VALUE	UNIT
Storage Temperature	TSTG	-65 to +150	° C
Operating Temperatu	re TA	-40 to +85	°C
DC Supply Voltage	(VDD-Vss)	+18	V
Voltage at any input	VIN	/ss3 to VDD	+.3 V

ENABLE SIGNAL TIMING

If the Enable signal switches Low during a positive clock phase and then switches High during a negative clock phase, a false count will be registered. To prevent this from happening, the Enable signal should not switch Low during a positive clock phase unless the switch to High also occurs during a positive clock phase. The Enable signal should normally be switched during a negative clock phase.

LECTRICAL CHARACTERISTICS: (T	A = 25° ι	unless c	therwise sp	pecified)	Clock Rise and Fall Time:	V DD 5V		MAX imum Limit	UNITS
EST CONDITIONS: Vss = OV					a –	10V		imum Limit	-
Output Capa					Clock Frequency	5V	DC	600	KHz
Input Rise a						10V	DC	1200	KHz
except clock	Rise a	nd Fal	times		Input Clock Pulse Width	5V	800	_	20
nput Capacitance = 5pF max (an	y input) VDD	Min	Max	Units	input clock i dise width	10V	400	_	ns ns
Quiescent Device Current	5V	-	10	uA		101	100		110
ancecon Beries Carrent	10V	_	20	uA	Output Rise and Fall Time	5V	-	225	ns
Output Voltage, Low Level	5V	-	0.0	V		10V	-	150	ns
	10V	-	0.0	V					
High Level	5V	4.99	-	V	Propagation Delay to Output	5V	-	1500	ns
Na ala lamant Maltama II anni I anni	10V	9.99	-	V		10V	-	750	ns
Clock Input Voltage, Low Level	5V 10V	-	1 2	V V	Facilia Outana Tima	5) /		000	
High Level	5V	4	-	V	Enable Set-up Time	5V	-	300	ns
riigii Levei	10V	8	-	V		10V	-	150	ns
nput Noise Immunity (except clock)	5V	1.5	-	V	Reset Pulse Width	5V	800	_	ns
(Low and High)	10V	3.0	-	V	Resett disc Width	10V	400	-	ns
Output Drive Current							100		
III N Channel Sink Current	4.5V	0.18	-	mA m ^	Reset Removal Time	5V	-	1200	ns
emp. (Vout - Vss +.4v) ange	10V	0.45	-	mA		10V	-	600	ns
P Channel Sink Current	4.5V	0.3	_	mA					
(Vout - VDD -1)	10V	0.75	-	mA	Reset Propagation Delay to Output	5V 10V	-	1400 700	ns ns
E	R	_) ⁻ 		CL	DIVISION SELECT 7 +4.5V to +15V $=$ GND $=$ N/C $=$ 4	VDD vss		→ DS	
RED 5/6.50/60. 300/360.3000/3600							1	D5/6	
DS	CL1 _C			CL2	_ CL3			D50/60	
CL 3 BIT JOHNSON +5/6	CL1	3 BIT JOHNS ÷10			3 BIT OHNSON +6 CL3 5 BIT JOHNSON +10		1	D3000/366	00
RED 100/120		•					1	D300/360	
CL 3 BIT	CL1	5 BI	т	CL2			/ ⁻ L		
JOHNSON +5/6	CL1		NSON	CL2	1 BIT +2		1	D100/120	
RED 500/600 DS									

5 BIT JOHNSON ÷10

FIGURE 2. BLOCK DIAGRAM

D500/600

CL2

3 BIT JOHNSON +5/6

5 BIT JOHNSON ÷10