

# 8080A/8080A-1/8080A-2 <sup>加急出货</sup> 8-BIT N-CHANNEL MICROPROCESSOR

- **TTL Drive Capability**
- 2 μs (-1:1.3 μs, -2:1.5 μs) Instruction Cycle
- Powerful Problem Solving Instruction Set
- 6 General Purpose Registers and an Accumulator
- 16-Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- 16-Bit Stack Pointer and Stack
   Manipulation Instructions for Rapid
   Switching of the Program Environment

- Decimal, Binary, and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports
- Available in EXPRESSStandard Temperature Range
- Available in 40-Lead Cerdip and Plastic Packages

(See Packaging Spec. Order #231369)

The Intel 8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications.

The 8080A contains 6 8-bit general purpose working registers and an accumulator. The 6 general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset 4 testable flags. A fifth flag provides decimal arithmetic operation.


The 8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/retrieve the contents of the accumulator, flags, program counter, and all of the 6 general purpose registers. The 16-bit stack pointer controls the addressing of this external stack. This stack gives the 8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting.

This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bidirectional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the 8080A. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits OR-tying these busses with other control-ling devices for (DMA) direct memory access or multi-processor operation.

#### NOTE:

The 8080A is functionally and electrically compatible with the Intel 8080.





A<sub>10</sub> GND 40 -O A14 39 -O A<sub>13</sub> D4 0-3 38 D, 0-►O A<sub>12</sub> 37 D, 0-5 36 **-**0 A₁5 0, 6 -O A, D3 0-34 -0 A D, 0 33 -O A7 D, 0 -0 As 32 o, o-10 8080A 31 **~**0 ∧<sub>6</sub> ~5V O 11 30 -O A RESET O 12 29 -O A3 HOLD O 13 -O +12V 28 -O A2 INT O-14 27 #2 O 15 26 -O A, INTE O-16 **-**0 ₩ 25 DBIN O-17 -O WAIT 24 WR O 18 23 O READY SYNC O 19 22 -0 +1 +5V Q 20

Figure 2. Pin Configuration

HLDA

231453-2



Table 1. Pin Description

		Table 1. Pin Description
Symbol	Type	Name and Function
A <sub>15</sub> -A <sub>0</sub>	0	ADDRESS BUS: The address bus provides the address to memory (up to 64K 8-bit words) or denotes the I/O device number for up to 256 input and 256 output devices. Ao is the least significant address bit.
D <sub>7</sub> -D <sub>0</sub>	1/0	<b>DATA BUS:</b> The data bus provides bi-directional communication between the CPU, memory, and I/O devices for instructions and data transfers. Also, during the first clock cycle of each machine cycle, the 8080A outputs a status word on the data bus that describes the current machine cycle. D <sub>0</sub> is the least significant bit.
SYNC	0	SYNCHRONIZING SIGNAL: The SYNC pin provides a signal to indicate the beginning of each machine cycle.
DBIN	0	<b>DATA BUS IN:</b> The DBIN signal indicates to external circuits that the data bus is in the input mode. This signal should be used to enable the gating of data onto the 8080A data bus from memory or I/O.
READY	1	<b>READY:</b> The READY signal indicates to the 8080A that valid memory or input data is available on the 8080A data bus. This signal is used to synchronize the CPU with slower memory or I/O devices. If after sending an address out the 8080A does not receive a READY input, the 8080A will enter a WAIT state for as long as the READY line is low. READY can also be used to single step the CPU.
WAIT	0	WAIT: The WAIT signal acknowledges that the CPU is in a WAIT state.
WR	0	<b>WRITE:</b> The $\overline{WR}$ signal is used for memory WRITE or I/O output control. The data on the data bus is stable while the $\overline{WR}$ signal is active low ( $\overline{WR}=0$ ).
HOLD		HOLD: The HOLD signal requests the CPU to enter the HOLD state. The HOLD state allows an external device to gain control of the 8080A address and data bus as soon as the 8080A has completed its use of these busses for the current machine cycle. It is recognized under the following conditions:  • the CPU is in the HALT state.  • the CPU is in the T2 or TW state and the READY signal is active. As a result of entering the HOLD state the CPU ADDRESS BUS (A <sub>15</sub> -A <sub>0</sub> ) and DATA BUS (D <sub>7</sub> -D <sub>0</sub> ) will be in their high impedance state. The CPU acknowledges its state with the HOLD ACKNOWLEDGE (HLDA) pin.
HLDA	0	<ul> <li>HOLD ACKNOWLEDGE: The HLDA signal appears in response to the HOLD signal and indicates that the data and address bus will go to the high impedance state. The HLDA signal begins at:</li> <li>T3 for READ memory or input.</li> <li>The Clock Period following T3 for WRITE memory or OUTPUT operation. In either case, the HLDA signal appears after the rising edge of φ<sub>2</sub>.</li> </ul>
INTE	0	INTERRUPT ENABLE: Indicates the content of the internal interrupt enable flip/flop. This flip/flop may be set or reset by the Enable and Disable Interrupt instructions and inhibits interrupts from being accepted by the CPU when it is reset. It is automatically reset (disabling further interrupts) at time T1 of the instruction fetch cycle (M1) when an interrupt is accepted and is also reset by the RESET signal.
łNT	l	INTERRUPT REQUEST: The CPU recognizes an interrupt request on this line at the end of the current instruction or while halted. If the CPU is in the HOLD state or if the Interrupt Enable flip/flop is reset it will not honor the request.
RESET <sup>1</sup>	1	RESET: While the RESET signal is activated, the content of the program counter is cleared. After RESET, the program will start at location 0 in memory. The INTE and HLDA flip/flops are also reset. Note that the flags, accumulator, stack pointer, and registers are not cleared.
V <sub>SS</sub>		GROUND: Reference.
$V_{DD}$		<b>POWER:</b> +12 ±5% V.
V <sub>CC</sub>		<b>POWER:</b> +5 ±5% V.
V <sub>BB</sub>		<b>POWER:</b> -5 ±5% V.
φ1, φ2		CLOCK PHASES: 2 externally supplied clock phases. (non TTL compatible)

NOTE:
1. The RESET signal must be active for a minimum of 3 clock cycles.

# **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias 0°C to +70°C
Storage Temperature65°C to +150°C
All Input or Output Voltages with Respect to V <sub>BB</sub> 0.3V to +20V
$V_{CC}$ , $V_{DD}$ and $V_{SS}$ with Respect to $V_{BB}$ 0.3V to +20V
Power Dissipation1.5W

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

### D.C. CHARACTERISTICS


 $T_A = 0$ °C to 70°C,  $V_{DD} = \pm 12V \pm 5$ %,  $V_{CC} = \pm 5V \pm 5$ %,  $V_{BB} = -5V \pm 5$ %,  $V_{SS} = 0$ V; unless otherwise noted

Symbol	Parameter	Min	Тур	Max	Unit	Test Condition
VILC	Clock Input Low Voltage	V <sub>SS</sub> 1		V <sub>SS</sub> + 0.8	<b>V</b>	
VIHC	Clock Input High Voltage	9.0		V <sub>DD</sub> + 1	٧	
V <sub>IL</sub>	Input Low Voltage	V <sub>SS</sub> 1		V <sub>SS</sub> + 0.8	٧	
VIH	Input High Voltage	3.3		V <sub>CC</sub> + 1	٧	
VOL	Output Low Voltage			0.45	٧	loi = 1.9 mA on All Outputs,
V <sub>OH</sub>	Output High Voltage	3.7			٧	$I_{OH} = -150 \mu\text{A}$ .
IDD (AV)	Avg. Power Supply Current (V <sub>DD</sub> )		40	70	mA	
ICC (AV)	Avg. Power Supply Current (V <sub>CC</sub> )		60	80	mA	Operation
IBB (AV)	Avg. Power Supply Current (VBB)		0.01	1	mA	T <sub>CY</sub> = 0.48 μs
lլլ_	Input Leakage			±10	μА	VSS S VIN S VCC
ICL	Clock Leakage			±10	μА	V <sub>SS</sub> ≤ V <sub>CLOCK</sub> ≤ V <sub>DD</sub>
I <sub>DL</sub>	Data Bus Leakage in Input Mode			100 2.0	μA mA	$V_{SS} \le V_{IN} \le V_{SS} + 0.8V$ $V_{SS} + 0.8V \le V_{IN} \le V_{CC}$
I <sub>FL</sub>	Address and Data Bus Leakage During HOLD			+10 -100	μΑ	VADDR/DATA = V <sub>CC</sub> VADDR/DATA = V <sub>SS</sub> + 0.45V

### CAPACITANCE

$$T_A = 25^{\circ}C$$
,  $V_{CC} = V_{DD} = V_{SS} = 0V$ ,  $V_{BB} = -5V$ 

Symbol	Parameter	Тур	Max	Unit	Test Condition
Сф	Clock Capacitance	17	25	рF	f <sub>C</sub> = 1 MHz
C <sub>IN</sub>	Input Capacitance	6	10	pF	Unmeasured Pins
C <sub>OUT</sub>	Output Capacitance	10	20	рF	Returned to V <sub>SS</sub>




Typical Supply Current vs Temperature, Normalized  $\Delta I \text{ Supply}/\Delta T_A = -0.45\%^{\circ}\text{C}$ 


# **A.C. CHARACTERISTICS (8080A)** $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{DD} = +12V \pm 5\%$ , $V_{CC} = +5V \pm 5\%$ ,

 $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ ; unless otherwise noted -- 1 -2 -2 Symbol **Parameter Unit Test Condition** Min Max Min Max Min Max t<sub>CY</sub>(3) Clock Period 0.48 2.0 0.32 2.0 0.38 2.0 μS Clock Rise and Fall Time tr, tr 0 50 0 25 0 50 ns <sub>ம்1</sub> Pulse Width 60 50 60 tφ1 ns <sub>d2</sub> Pulse Width 220 145 175 t<sub>ø2</sub> ns t<sub>D1</sub> Delay φ<sub>1</sub> to φ<sub>2</sub> 0 O 0 ns Delay φ<sub>1</sub> to φ<sub>2</sub> 70 60 70  $t_{D2}$ ns Delay φ<sub>1</sub> to φ<sub>2</sub> Leading Edges 80 60 70 t<sub>D3</sub> ns t<sub>DA</sub> Address Output Delay From φ2 200 150 175  $C_1 = 100 \, pF$ top Data Output Delay From Φ2 200 180 200 ns Signal Output Delay From φ<sub>1</sub> or φ<sub>2</sub> t<sub>DC</sub> 120 120 110  $C_L = 50 pF$ ns (SYNC, WR, WAIT, HLDA) DBIN Delay From φ<sub>2</sub> 140 toF 25 25 130 25 140 ns t<sub>DI</sub>(1) Delay for Input Bus to Enter Input Mode t<sub>DF</sub> t<sub>DF</sub> t<sub>DF</sub> ns Data Setup Time During φ1 and DBIN t<sub>DS1</sub> 30 10 20 ns Data Setup Time to φ2 During DBIN t<sub>DS2</sub> 150 120 130 ns t<sub>DH</sub>(1) Data Hold Time From φ<sub>2</sub> and DBIN (1) (1) (1) ns INTE Output Delay From  $\phi_2$ ŧιΕ 200 200 200  $C_1 = 50 pF$ ns READY Setup Time During φ2 120 tRS 90 90 ns HOLD Setup Time During φ<sub>2</sub> 140 120 tHS 120 ns INT Setup Time During do 120 100 100 tıs ns Hold Time From φ<sub>2</sub> (READY, INT, HOLD) 0 0 0 tн ns Delay to Float During Hold tFD 120 120 120 ns (Address and Data Bus) t<sub>AW</sub> Address Stable Prior to WR (5) (5) (5) ns Output Data Stable Prior to WR (6)(6) tow (6) ns Output Data Stable From WR (7) two (7) (7) ns twa Address Stable From WR (7) (7) (7) ns **HLDA to Float Delay** tHF (8) (8) (8) ns WR to Float Delay twr (9) (9)(9) ns Address Hold Time After DBIN During HLDA tah - 20 -20 20 ns


### A.C. TESTING LOAD CIRCUIT



# **WAVEFORMS**



# WAVEFORMS (Continued)



### **NOTES:**


(Parenthesis gives -1, -2 specifications, respec-

1. Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured.

 $t_{DH} = 50$  ns or  $t_{DF}$ , whichever is less.

2.  $t_{CY} = t_{D3} + t_{r\phi2} + t_{\phi2} + t_{r\phi2} + t_{D2} + t_{r\phi1} \ge 480$  ns (-1:320 ns, -2:380 ns).

### Typical △ Output Delay vs △ Capacitance



- 3. The following are relevant when interfacing the 8080A to devices having VIH = 3.3V:
  - a) Maximum output rise time from 0.8V to 3.3V = 100 ns @  $C_L$  = SPEC.
- b) Output delay when measured to 3.0V = SPEC +60 ns @  $C_L$  = SPEC.
- c) If  $C_L$  = SPEC, add 0.6 ns/pF if  $C_L$  >  $C_{SPEC}$ , subtract 0.3 ns/pF (from modified delay) if CL <
- $C_{SPEC}$ . 4.  $t_{AW} = 2 t_{CY} t_{D3} t_{r\phi2} 140 \text{ ns } (-1:110 \text{ ns, } -2:130 \text{ ns)}$ .
- 5.  $t_{DW} = t_{CY} t_{D3} t_{r\phi2} 170 \text{ ns} (-1:150 \text{ ns},$ - 2:170 ns).
- 6. If not HLDA,  $t_{WD} = t_{WA} = t_{D3} + t_{r\phi2} + 10 \text{ ns.}$
- If HLDA,  $t_{WD} = t_{WA} = t_{WF}$ . 7.  $t_{HF} = t_{D3} + t_{r\phi2} - 50 \text{ ns.}$
- 8.  $t_{WF} = t_{D3} + t_{r\phi2} 10 \text{ ns.}$ 9. Data in must be stable for this period during DBIN T<sub>3</sub>. Both t<sub>DS1</sub> and t<sub>DS2</sub> must be satisfied.
- 10. Ready signal must be stable for this period during T2 or Tw. (Must be externally synchronized.)
- 11. Hold signal must be stable for this period during T<sub>2</sub> or T<sub>W</sub> when entering hold mode, and during T<sub>3</sub>, T<sub>4</sub>, T<sub>5</sub> and T<sub>WH</sub> when in hold mode. (External synchronization is not required.)
- 12. Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized on the following instruction. (External synchronization is not required.)
- 13. This timing diagram shows timing relationships only; it does not represent any specific machine cycle.

#### INSTRUCTION SET

The accumulator group instructions include arithmetic and logical operators with direct, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with jump, jump conditional, and computed jumps. Also the ability to call to and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the 8080A. The ability to increment and decrement memory, the six general registers and the accumulator is provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the 8080A instruction set.

The following special instruction group completes the 8080A instruction set: the NOP instruction, HALT to stop processor execution and the DAA instructions provide decimal arithmetic capability. STC allows the carry flag to be directly set, and the CMC instruction allows it to be complemented. CMA complements the contents of the accumulator and XCHG exchanges the contents of two 16-bit register pairs directly.

### **Data and Instruction Formats**

Data in the 8080A is stored in the form of 8-bit binary integers. All data transfers to they system data bus will be in the same format.

The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

One Byte Instructions

D7 D6 D5 D4 D3 D2 D1 D0 OP CODE

TYPICAL INSTRUCTIONS

Register to register, memory reference, arithmetic or logical, rotate, return, push, pop, enable or disable Interrupt instructions

Two Byte Instructions

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> OP CODE

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> OPERAND

Immediate mode or I/O instructions

Three Byte Instructions

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> OP CODE

Jump, call or direct load and store instructions

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> LOW ADDRESS OR OPERAND 1

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> HIGH ADDRESS OR OPERAND 2

For the 8080A a logic "1" is defined as a high level and a logic "0" is defined as a low level.

**Table 2. Instruction Set Summary** 

	_								Table 2.	Instru
	ı,	ne	hnu	ctio	. ·	٠٠٠	/ حا	11	Operations	Clock
Mnemonic'	<b>.</b>	D.	. D.	·D	. D.	n.	D.	יי תו	Description	Cycles
	Ľ		, –,	, – ,	-	-		-	, Description	(2)
MOVE, LO	AD	, Al	ND	ST	OR	E				
MOVr1,r2	0	1	D	D	D	s	s	s	Move register to register	5
MOV M,r	0	1	1	1	0	s	s	s	Move register to memory	7
MOV r,M	0	1	D	D	D	1	1	0	Move memory to	7
MVIr	0	0	D	D	D	1	1	0	register Move immediate	7
MVIM	0	0	1	1	0	1	1	0	register Move immediate	10
LXIB	0	0	0	0	0	0	0	1	memory Load immediate	10
סואט	0	0	0	1	0	0	0	1	register Pair B & C Load immediate	10
LXIH	0	0	1	0	0	0	0	1	register Pair D & E Load immediate	10
STAX B	0	0	0	0	0	0	1	0	register Pair H & L Store A indirect	7
STAX D	0	0	0	1	0	0	1	0	Store A indirect	7
LDAX B	0	0	0	0	1	0	1	0	Load A indirect	7
LDAX D	0	0	0	1	1	0	1	0	Load A indirect	7
STA	0	0	1	1	0	0	1	0	Store A direct	13
LDA	0	0	1	1	1	0	1	0	Load A direct	13
SHLD	0	0	1	0	0	0	1	0	Store H & L direct	16
LHLD	0	0	1	0	1	0	1	0	Load H & L direct	16
XCHG	1	1	1	0	1	0	1	1	Exchange D & E, H & L Registers	4
STACK OP	S									
PUSH B	1	1	0	0	0	1	0	1	Push register Pair B & C on stack	11
PUSH D	1	1	0	1	0	1	0	1	Push register Pair D & E on stack	11
PUSH H	1	1	1	0	0	1	0	1	Push register Pair H & L on stack	11
PUSH PSW	1	1	1	1	0	1	0	1	Push A and Flags on stack	11
POP B	1	1	0	0	0	0	0	1	Pop register Pair B & C off stack	10
POP D	1	1	0	1	0	0	0	1	Pop register Pair D & E off stack	10
POP H	1	1	1	0	0	0	0	1	Pop register Pair H & L. off stack	10
POP PSW	1	1	1	1	0	0	0	1	Pop A and Flags off stack	10
XTHL	1	1	1	0	0	0	1	1	Exchange top of stack, H & L	18
SPHL	1	1	1	1	1	0	0	1	H & L to stack	5
LXI SP	0	0	1	1	0	0	0	1	Load immediate stack pointer	10
INX SP	0	0	1	1	0	0	1	1	Increment stack	5
DCX SP	0	0	1	1	1	0	1	1	Decrement stack pointer	5
JUMP										
JMP	1	1	0	0	0	0	1	1	Jump	10
JC	1	1	0	1	1	0	1	0	unconditional Jump on carry	10
JNC	1	1	0	1	0	o	1	0	Jump on no carry	10
JZ	1	1	ō	o	1	ō	1	ŏ	Jump on zero	10
JNZ	1	1	ō	ō	ò	ŏ	1	ŏ	Jump on no zero	10
JP	1	1	1	1	ō	ō	1	ō	Jump on positive	10
	_							-	, p	

	7	aŋ	_						· · · · · · · · · · · · · · · · · · ·	
L		nst	ruc	tio	n C	:oc	le í	1)	Operations	Clock
Mnemonic*			D							Cycles
<u> </u>	+-							_		(2)
JM	1	1	1	1	1	0	1	0	Jump on minus	10
JPE	1	1	1	0	1	0	1	0	Jump on parity	10
JPO	1	1	1	0	0	0	1	0	Jump on parity odd	10
PCHL	li	1	1	o	1	ŏ	ò	1	H & L to program	5
				Ī	٠	•	·	٠	counter	ľ
CALL	_								•	
CALL	1	1	0	0	1	1	0	1	Call unconditional	17
CC	Ιi	1	ŏ	1	1	1	ō	ò	Call on carry	11/17
CNC	1	1	ō	1	Ö	1	ŏ	ŏ	Call on no carry	11/17
CZ	1	1	0	0	1	1	0	0	Call on zero	11/17
CNZ	1	٠1	0	0	0	1	0	0	Call on no zero	11/17
CP	1	1	1	1	0	1	0	0	Call on positive	11/17
CM	1	1	1	1	1	1	0		Call on minus	11/17
CPE	1	1	1	0	1	1	0	0	Call on parity even	11/17
СРО	1	1	1	0	0	1	0	0	Call on parity odd	11/17
RETURN	_									
RET	1	1	0	0	1	0	0	1	Return	10
RC	1	1	0	1	1	0	0	0	Return on carry	5/11
RNC	1	1	0	1	0	0	0	0	Return on no carry	5/11
RZ	1	1	0	0	1	0	0	0	Return on zero	5/11
RNZ	1	1	0	0	0	0	0	0	Return on no zero	5/11
RP	1	1	1	1	0	0	0	0	Return on positive	5/11
RM RPE	1	1	1	1	1	0	0	0	Return on minus	5/11
nre	Ι'	,	'	v	v	U	U	U	Return on parity even	5/11
RPO	1	1	1	0	0	0	0	0	Return on parity	5/11
RESTART			_					_	odd	
	<u> </u>		_	_		_	_	_		
RST	1	1	<u>A</u>	A	A	1	1	1	Restart	11
INCREMEN		_	_	-					·	
INR r	0	0	D	D	D	1	0	0	Increment register	5
DCR r	0	0	D	D	D	1	0	1	Decrement register	5
LINIONA								- 1		
INR M	0	0	1	1	0	1	0	0	Increment memory	10
DCR M	0	0	1	1	0	1	0	1	Decrement memory	10
					-		_	-	Decrement memory Increment B & C	
DCR M	0	0	1	1	0	1	0	1	Decrement memory Increment B & C registers Increment D & E	10
DCR M INX B INX D	0	0	0 0	1 0	0	0	0 1 1	1 1 1	Decrement memory Increment B & C registers Increment D & E registers	10 5 5
DCR M INX B	0	0	0	0	0	0	0	1	Decrement memory Increment B & C registers Increment D & E registers Increment H & L	10 5
DCR M INX B INX D INX H	0 0	0 0	1 0 0	1 0	0 0 0	0 0	0 1 1	1 1 1	Decrement memory Increment B & C registers Increment D & E registers Increment H & L registers	10 5 5 5
DCR M INX B INX D	0	0	0 0	1 0	0	0 0 0	0 1 1 1	1 1 1 1	Decrement memory Increment B & C registers Increment D & E registers Increment H & L registers Decrement B & C	10 5 5 5
DCR M INX B INX D INX H DCX B	0 0 0	0 0 0	1 0 0 1	1 0 0	0 0 0 0 1	0 0	1 1	1 1 1 1	Decrement memory Increment B & C registers Increment D & E registers Increment H & L registers	10 5 5 5
DCR M INX B INX D INX H DCX B DCX D	00 0 00	0 0 0 0	1 0 0 1 0 0	1 0 0 1	0 0 0 1 1	1 0 0 0 0 0	0 1 1 1 1 1 1	1 1 1 1 1	Decrement memory Increment B & C registers Increment D & E registers Increment H & L registers Decrement B & C Decrement D & E	10 5 5 5 5
DCR M INX B INX D INX H DCX B DCX D DCX H	00 0 000	0 0 0 0 0	1 0 0 1	1 0 0 1 0	0 0 0 1 1 1	0 0 0 0 0	0 1 1 1 1 1 1	1 1 1 1 1 1	Decrement memory Increment B & C registers Increment D & E registers Increment H & L registers Decrement B & C Decrement D & E Decrement H & L	10 5 5 5 5 5 5
DCR M INX B INX D INX H DCX B DCX D DCX H ADD	0 0 0 0 0	0 0 0 0 0 0	1 0 0 1 0 0 1	1 0 0 1 0	0 0 0 1 1 1 0	1 0 0 0 0 0 S	0 1 1 1 1 1 1 S	1 1 1 1 1 S	Decrement memory Increment B & C registers Increment D & E registers Increment H & L registers Decrement B & C Decrement D & E Decrement H & L	10 5 5 5 5 5 5
DCR M INX B INX D INX H DCX B DCX D DCX H	00 0 000	0 0 0 0 0	1 0 0 1	1 0 0 1 0	0 0 0 1 1 1	0 0 0 0 0	0 1 1 1 1 1 1	1 1 1 1 1 1	Decrement memory Increment B & C registers Increment D & E registers Increment H & L registers Decrement B & C Decrement D & E Decrement H & L	10 5 5 5 5 5 5
DCR M INX B INX D INX H DCX B DCX D DCX H ADD	0 0 0 0 0	0 0 0 0 0 0	1 0 0 1 0 0 1	1 0 0 1 0	0 0 0 1 1 1 0	1 0 0 0 0 0 S	0 1 1 1 1 1 1 S	1 1 1 1 1 S	Decrement memory Increment B & C registers Increment D & E registers Increment H & L registers Decrement B & C Decrement D & E Decrement H & L	10 5 5 5 5 5 5
DCR M INX B INX D INX H DCX B DCX D DCX H ADD ADD r ADC r	0 0 0 0 0 1 1	0 0 0 0 0 0 0	1 0 0 1 0 0 0	1 0 0 1 0 0 0	0 0 0 1 1 1 0 1	1 0 0 0 0 0 S S	0 1 1 1 1 1 S S	1 1 1 1 1 S S	Decrement memory Increment B & C registers Increment D & E registers Increment H & L registers Decrement B & C Decrement D & E Decrement H & L  Add register to A Add register to A with carry Add memory to A Add memory to A Add memory to A	10 5 5 5 5 5 5 4 4
DCR M INX B INX D INX H DCX B DCX D DCX H ADD r ADD r ADD r ADD m ADD M	0 0 0 0 0 1 1 1 1	0 0 0 0 0 0 0 0 0	1 0 0 1 0 0 1	1 0 0 1 0 0 0 0 0	0 0 0 0 1 1 1 0 1	1 0 0 0 0 0 S S 1 1	0 1 1 1 1 1 S S 1 1	1 1 1 1 1 S S 0 0	Decrement memory Increment B & C registers Increment D & E registers Decrement H & L registers Decrement B & C Decrement D & E Decrement H & L  Add register to A Add register to A with carry Add memory to A Add memory to A with carry	10 5 5 5 5 5 5 7 7
DCR M INX B INX D INX H DCX B DCX D DCX H ADD ADD r ADC r ADD M ADC M ADI	0 0 0 0 0 0 1 1 1 1 1	0 0 0 0 0 0 0 1	1 0 0 1 0 0 1 0 0 0	1 0 0 1 0 0 0 0 0	0 0 0 0 1 1 1 0 1 0	1 0 0 0 0 0 S S 1 1 1	0 1 1 1 1 1 1 S S 1 1 1	1 1 1 1 1 S S 0 0 0	Decrement memory Increment B & C registers Increment D & E registers Decrement H & L registers Decrement B & C Decrement B & C Decrement H & L Add register to A Add register to A with carry Add memory to A with carry Add immediate to A	10 5 5 5 5 5 5 7 7
DCR M INX B INX D INX H DCX B DCX D DCX H ADD r ADD r ADD r ADD m ADD M	0 0 0 0 0 1 1 1 1	0 0 0 0 0 0 0 0 0	1 0 0 1 0 0 1	1 0 0 1 0 0 0 0 0	0 0 0 0 1 1 1 0 1	1 0 0 0 0 0 S S 1 1	0 1 1 1 1 1 S S 1 1	1 1 1 1 1 S S 0 0	Decrement memory Increment B & C registers Increment D & E registers Increment H & L registers Decrement B & C Decrement B & C Decrement H & L Add register to A Add register to A with carry Add memory to A Add memory to A Add immediate to A	10 5 5 5 5 5 5 7 7
DCR M INX B INX D INX H DCX B DCX D DCX H ADD ADD r ADC r ADD M ADC M ADI	0 0 0 0 0 0 1 1 1 1 1	0 0 0 0 0 0 0 1	1 0 0 1 0 0 1 0 0 0	1 0 0 1 0 0 0 0 0	0 0 0 0 1 1 1 0 1 0	1 0 0 0 0 0 S S 1 1 1	0 1 1 1 1 1 1 S S 1 1 1	1 1 1 1 1 S S 0 0 0	Decrement memory Increment B & C registers Increment D & E registers Increment H & L registers Decrement B & C Decrement D & E Decrement H & L  Add register to A Add register to A with carry Add memory to A Add memory to A Add immediate to A Add immediate to A with carry	10 5 5 5 5 5 5 7 7
DCR M INX B INX D INX H DCX B DCX D DCX H ADD ADD r ADC r ADD M ADC M ADI ACI	0 0 0 0 0 0 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 1 1	0 0 1 0 0 0 0 0 0 0 0	1 0 0 1 0 0 0 0 0 0 0	0 0 0 0 1 1 0 1 0 1	1 0 0 0 0 0 0 S S 1 1 1 1 1	0 1 1 1 1 1 1 S S 1 1 1 1 1	1 1 1 1 1 SS 0 0 0 0	Decrement memory Increment B & C registers Increment D & E registers Increment H & L registers Decrement B & C Decrement B & C Decrement H & L Add register to A Add register to A with carry Add memory to A Add memory to A Add immediate to A	10 5 5 5 5 5 5 7 7
DCR M INX B INX D INX H DCX B DCX D DCX H ADD ADD r ADC r ADD M ADC M ADC M ADI ACI DAD B DAD B DAD H	0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0	0 0 0 0 0 0 0 1 1 0	0 0 1 0 0 0 0 0 0 0 0	1 0 0 1 0 0 0 0 0 0	0 0 0 1 1 0 1 0 1 1	1 0 0 0 0 0 0 SS 1 1 1 1 0	0 1 1 1 1 1 1 SS 1 1 1 1 0	1 1 1 1 1 1 SS 0 0 0 0 1 1 1	Decrement memory Increment B & C registers Increment D & E registers Decrement H & L registers Decrement B & C Decrement D & E Decrement D & E Decrement H & L  Add register to A Add register to A with carry Add memory to A with carry Add immediate to A Add immediate to A with carry Add immediate to A Add immediate to A with carry Add B & C to H & L	10 5 5 5 5 5 5 7 7 7 7
DCR M INX B INX D INX H DCX B DCX D DCX H ADD ADD r ADC r ADD M ADC M ADC M ADI ACI DAD B DAD D	0 0 0 0 0 0 0 1 1 1 1 1 1 0 0	0 0 0 0 0 0 0 1 1 0 0	0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0 0 1 0 0 0 0 0 0 1	0 0 0 1 1 1 0 1 1 1 1 1	1 0 0 0 0 0 0 SS 1 1 1 1 0 0	0 1 1 1 1 1 1 SS 1 1 1 1 0 0	1 1 1 1 1 1 1 SS 0 0 0 0 1 1 1 1 1	Decrement memory Increment B & C registers Increment D & E registers Decrement H & L registers Decrement B & C Decrement B & C Decrement H & L  Add register to A Add register to A Add register to A Add memory to A with carry Add memory to A with carry Add immediate to A with carry Add immediate to A with carry Add B & C to H & L Add D & E to H & L	10 5 5 5 5 5 5 7 7 7 7 10

Table 2. Instruction Set Summary (Continued)

									i abie 2. instru	Cuon .
Mnemonic*		nst D <sub>6</sub>							Operations Description	Clock Cycles (2)
SUBTRACT	Γ									
SUBr	1	0	0	1	0	s	s	s	Subtract register from A	4
SBB r	1	0	0	1	1	s	s	s	Subtract register from A with borrow	4
SUB M	1	0	0	1	0	1	1	0	Subtract memory from A	7
SBB M	1	0	0	1	1	1	1	0	Subtract memory from A with borrow	7
SUI	1	1	0	1	0	1	1	0	Subtract immediate from A	7
SBI	1	1	0	1	1	1	1	0	Subtract immediate from A with borrow	7
LOGICAL										
ANA r	1	0	1	0	0	s	s	s	And register with A	4
XRA r	1	0	1	0	1	S	s	s	Exclusive or register with A	4
ORA r	1	0	1	1	0	s	s	s	Or register with A	4
CMPr	1	0	1	1	1	s	s	s	Compare register with A	4
ANA M	1	0	1	0	0	1	1	0	And memory with A	7
XRA M	1	0	1	0	1	1	1	0	Exclusive Or memory with A	7
ORA M	1	0	1	1	0	1	1	0	Or memory with A	7
CMPM	1	0	1	1	1	1	1	0	Compare memory with A	7
ANI	1	1	1	0	0	1	1	0	And immediate with A	7
XRI	1	1	1	0	1	1	1	0	Exclusive Or immediate with A	7
ORI	1	1	1	1	0	1	1	0	Or immediate with A	7
CPI	1	1	1	1	1	1	1	0	Compare immediate with A	7

ummary	<u> </u>	/I IL			<u>''</u>					
Mnemonic*	lı D7				n C D3				Operations Description	Clock Cycles (2)
ROTATE										
RLC	0	0	0	0	0	1	1	1	Rotate A left	4
RRC	0	0	0	0	1	1	1	1	Rotate A right	4
RAL	0	0	0	1	0	1	1	1	Rotate A left through carry	4
RAR	0	0	0	1	1	1	1	1	Rotate A right through carry	4
SPECIALS										
CMA	0	0	1	0	1	1	1	1	Complement A	4
STC	0	0	1	1	0	1	1	1	Set carry	4
CMC	0	0	1	1	1	1	1	1	Complement carry	4
DAA	0	0	1	0	0	1	1	1	Decimal adjust A	4
INPUT/OU	TPI	JΤ								
IN	1	1	0	1	1	0	1	1	Input	10
OUT	1	1	0	1	0	0	1	_1	Output	10
CONTROL										
El	1	1	1	1	1	0	1	1	Enable Interrupts	4
DI	1	1	1	1	0	0	1	1	Disable Interrupt	4
NOP	0	0	0	0	0	0	0	0	No-operation	4
HLT	0	1	1	1	0	1	1	0	Halt	7

### NOTES:

<sup>1.</sup> DDD or SSS: B = 000, C = 001, D = 010, E = 011, H = 100, L = 101, Memory = 110, A = 111.

2. Two possible cycle times (6/12) indicate instruction cycles dependent on condition flags.

\*All mnemonics copyright © Intel Corporation 1977