PRIME VIEW

PW036XS3

Version : 1.1

<div style="border:1px solid">

TECHNICAL   SPECIFICATION

MODEL   NO. : PW036XS3

</div>

☐Customer's Confirmation

Customer _____

Date _____

By _____

☐PVI's Confirmation

Confirmed By _____

Prepared By _____

FOR MORE INFORMATION:
AZ DISPLAYS, INC.
75 COLUMBIA, ALISO VIEJO, CA, 92656
Http://www.AZDISPLAYS.com

Date : Jan. 10 , 2005

This technical specification is subject to change without notice.
Please return 1 copy with your signature on this page for approval.

◆ PRIME VIEW

TECHNICAL SPECIFICATION

<u>*CONTENTS*</u>

◇ PRIME VIEW

1. Application

This technical specification applies to 3.6" color TFT-LCD module , PW036XS3.

The applications of the panel are car TV, portable DVD, GPS, multimedia applications and

other AV systems..

2. Features

. Amorphous silicon TFT-LCD panel with LED Backlight unit.

. Compatible with NTSC & PAL system

. Pixel in stripe configuration

. Slim and compact

. Image Reversion : Up/Down and Left/Right

. Support Multi Video Display Mode
(With PVI timing controller : PVI-1004C)

3. Mechanical Specifications

Parameter	Specifications	Unit
Screen Size	3.6 (16:9 diagonal)	inch
Display Format	960×234	dot
Active Area	78.24(H)× 45.864(V)	mm
Dot Pitch	0.0815 (H)×0.196 (V)	mm
Pixel Configuration	Stripe	
Outline Dimension	89.47(W) × 58.09(H) × 3.6(D)(typ.)	mm
Surface Treatment	Anti – Glare	
Weight	40±5	g

4. Mechanical Drawing of TFT-LCD Module

REINFORCING(PET)
(WHITE COLOR)

3±0.05

5.0±0.1

DETAIL A (S=4/1)

3.00±0.3

0.50

30

W=0.3±0.05

P0.5×(30-1)=14.50±0.05

15.50±0.15

1

VIEW B (S=2/1)
COPPER(BACK) SIDE

NOTES :
1. GENERAL TOLERANCE : ±0.3

3.60TYP.

VIEW 'B'

A

58.09

45.9±0.3

27.03

7.5

(27.94)

1

30

26.83

46.17

89.47

78.24(ACTIVE AREA)

80.84±0.2(BEZEL OPENING)

DISPLAY AREA CENTER

48.46±0.2(BEZEL OPENING)

45.86(ACTIVE AREA)

PI TAPE
NO BENDING AREA

REV.	ECN NO.	DESCRIPTION	DESIGN	CHECK	APPROVE	DATE
01		INITIAL RELEASE	DENNIS	DENNIS		2004.07.19
02		ADD MARK				2004.12.21

Prime View International Co.,Ltd.

DWG. NAME: OUTLINE DIM, 3.6"W LED
DWG. NO.: PW036XS3
REV.: 02 SHEET: 1/1

SCALE: 1/1 UNIT: mm
PROJECTION METHOD
ORIGINAL NAME
DENNIS

MATERIAL
HEAT & SURFACE TREATMENT
APPROVE
CHECK
DESIGN

PRIME VIEW

5. Input / Output Terminals

TFT-LCD Module Connector
FPC Down Connect , 30Pins , Pitch : 0.5 mm

Pin No	Symbol	I/O	Description	Remark
1	GLED1	I	Ground for LED backlight	
2	VLED1	I	Supply voltage of LED backlight	Note 5-8
3	GLED2	I	Ground for LED backlight	
4	VLED2	I	Supply voltage of LED backlight	Note 5-8
5	GND	-	Ground for logic circuit	
6	V_{CC}	I	Supply voltage of logic control circuit for gate driver	Note 5-3
7	V_{EE}	I	Negative power for gate driver	Note 5-4
8	V_{GH}	I	Positive power for gate driver	Note 5-5
9	STVD	I/O	Vertical start pulse	Note 5-1
10	STVU	I/O	Vertical start pulse	
11	CKV	I	Shift clock for gate driver	
12	U/D	I	Up / Down control for gate driver	Note 5-1
13	OE3	I	Output enable for gate driver	
14	OE2	I	Output enable for gate driver	
15	OE1	I	Output enable for gate driver	
16	V_{COM}	I	Common electrode voltage	
17	STHL	I/O	Start pulse for source driver	Note 5-2
18	V_{SS2}	-	Ground for analog circuit	
19	V_R	I	Video Input R	
20	V_G	I	Video Input G	
21	V_B	I	Video Input B	
22	V_{SS1}	-	Ground for digital circuit	
23	V_{DD2}	I	Supply power of analog circuit	Note 5-6
24	CPH1	I	Sampling and shift clock for source driver	
25	CPH2	I	Sampling and shift clock for source driver	
26	CPH3	I	Sampling and shift clock for source driver	
27	V_{DD1}	I	Supply power for digital circuit	Note 5-7
28	R/L	I	Left / Right control for source driver	Note 5-2
29	OEH	I	Output enable for source driver	
30	STHR	I/O	Start pulse for source driver	Note 5-2

Note 5-1

U/D	STVD	STVU	scanning direction
Vcc	Input	output	down to up
GND	Output	input	up to down

Note 5-2

R/L	STHL	STHR	scanning direction
Vcc	output	input	left to right
GND	input	output	right to left

The definitions of Note 5-1,5-2

U/D(PIN 12)=Low R/L(PIN 28)=High   U/D(PIN 12)=High R/L(PIN 28)=Low

Note 5-3 : V_{CC} TYP. ＝+3.3V

Note 5-4 : V_{EE} TYP. ＝-12V

Note 5-5 : V_{GH} TYP. ＝+17V

Note 5-6 : V_{DD2} TYP. ＝+5V

Note 5-7 : V_{DD1} TYP. ＝+3.3V

Note 5-8 : I_{LED1} , I_{LED2} TYP.=20mA

6. Pixel Arrangement and Input Connector Pin NO.

	R	G	B	R	G	B		R	G	B	R	G	B
Row 1	R	G	B	R	G	B		R	G	B	R	G	B
Row 2	R	G	B	R	G	B		R	G	B	R	G	B
Row 3	R	G	B	R	G	B		R	G	B	R	G	B
Row 4	R	G	B	R	G	B		R	G	B	R	G	B
Row 233	R	G	B	R	G	B		R	G	B	R	G	B
Row 234	R	G	B	R	G	B		R	G	B	R	G	B

Gate driver

Source driver

Input
FPC

Pin 30   Pin 1

7. Absolute Maximum Ratings :

 The followings are maximum values , which if exceeded, may cause faulty operation or

 damage to the unit.

GND = 0 V ，Ta = 25 ℃

Parameter		Symbol	MIN.	MAX.	Unit	Remark
Supply Voltage For Source Driver		V_{DD2}	-0.3	+5.8	V	
		V_{DD1}	-0.3	+7.0	V	
Supply Voltage For Gate Driver		V_{CC}	-0.3	+6.0	V	
		V_{GH}-V_{EE}	-0.3	+40.0	V	
	H Level	V_{GH}	-0.3	+25.0	V	
	L Level	V_{EE}	-16	+0.3	V	
Analog Signal Input Level		V_R,V_G,V_B	-0.2	V_{DD1}+0.2	V	Note 7-1
Storage Temperature			-10	+70	℃	
Operation Temperature			0	+60	℃	Note 7-2

Notes 7-1 : Analog Input Voltage means V_R,V_G,V_B.

Notes 7-2 : Operating Temperature define that contrast, response time, other display
 optical character are Ta=+25℃.

8. Electrical Characteristics
8-1) Operating Condition

Parameter		Symbol	MIN.	Typ.	MAX.	Unit	Remark
Supply Voltage For Source Driver	Analog	V_{DD2}	+4.5	+5.0	+5.5	V	
	Logic	V_{DD1}	+3.0	+3.3	+3.6	V	
Supply Voltage For Gate Driver	H level	V_{GH}	+15	+17	+19	V	
	L level	$V_{EE\ DC}$	-13	-12	-10.5	V	DC Component of V_{EE}
		$V_{EE\ AC}$		+6.0		V_{P-P}	AC Component of V_{EE}
	Logic	V_{CC}	+3.0	+3.3	+3.6	V	Note8-1
Analog Signal input Level (V_R , V_G , V_B)		V_{iAC}		+4.0	+4.2	V	AC Compoment Note8-3
		V_{iDC}		2.5		V	DC Compoment Note8-3
Digital input voltage	H level	V_{IH}	0.7 V_{DD1}	-	V_{DD1}	V	
	L level	V_{IL}	-0.3	-	0.3 V_{DD1}	V	
Digital output voltage	H level	V_{OH}	0.7 V_{DD1}	-	V_{DD1}	V	
	L level	V_{OL}	-0.3	-	0.3 V_{DD1}	V	
V_{COM}		$V_{COM\ AC}$	-	+6.0	-	V_{P-P}	AC Component of V_{COM}
		$V_{COM\ DC}$	-	1.2	-	V	DC Component of V_{COM} Note 8-2

Note 8-1 :The typical value of Logic circuit supply power V_{CC} & V_{DD1} is 3.3 ± 0.3V , if customer
 choice 5.0 ± 0.5V , the panel power consumption will increase about 10mW .
Note 8-2 :PVI strongly suggests that the $V_{COM\ DC}$ level shall be adjustable , and the adjustable level
 range is 1.2V±1V , every module's $V_{COM\ DC}$ level shall be carefully adjusted to show a best
 image performance.

Note 8-3: Both NTSC and PAL system Video Signal input waveform is based on 8 steps gray scale.

8-2) Recommended driving condition for LED backlight

GND = 0 V， Ta = 25 ℃

Parameter	Symbol	Min	TYP	MAX	Unit	Remark
Supply voltage of LED backlight	VLED1	9	9.6	11.4	V	I_L = 20 mA
	VLED2					
Supply current of LED backlight	ILED1		20		mA	Note 8-4
	ILED2					
Backlight Power Consumption	PLED	360	384	456	mW	Note 8-5

Note 8-4 : LED B/L applied information , please refer to the appendix at the end .
Note 8-5 : PLED = VLED1* ILED1 + VLED2* ILED2 .

VLED1 ○──▶|▶|▶|──○ GLED1

VLED2 ○──▶|▶|▶|──○ GLED2

8-3) Power Consumption

Parameter	Symbol	Conditions	TYP.	MAX	Unit	Remark
Supply current for Gate Driver (Hi level)	I_{GH}	V_{GH} ＝+17V	0.08	0.12	mA	
Supply current for Gate Driver (Low level)	I_{EE}	V_{EE} ＝-12V	0.3	0.45	mA	V_{EE} center voltage
Supply current for Source Driver(Digital)	I_{DD1}	V_{DD1}＝+3.3V	1.2	3.0	mA	
Supply current for Source Driver(Analog)	I_{DD2}	V_{DD2}＝+5V	7.0	10.0	mA	
Supply current for Gate Driver (Digital)	I_{CC}	V_{CC} ＝+3.3V	0.005	0.008	mA	
LCD Panel Power Consumption			44.3	68.3	mW	
Backlight Power Consumption	PLED		384	456	mW	
Total Power Consumption			428.3	524.3	mW	

PRIME VIEW

8-4) Timing Characteristics Of Input Signals

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Remark
Rising time	t_r	-	-	10	ns	
Falling time	t_f	-	-	10	ns	
High and low level pulse width	t_{CPH}	147	156	166	ns	CPH1~CPH3
CPH pulse duty	t_{CWH}	30	50	70	%	CPH1~CPH3
STH setup time	t_{SUH}	20	-	-	ns	STHR,STHL
STH hold time	t_{HDH}	20	-	-	ns	STHR,STHL
STH pulse width	t_{STH}	-	1	-	t_{CPH}	STHR,STHL
STH period	t_H	61.5	63.5	65.5	μs	STHR,STHL
OEH pulse width	t_{OEH}	-	1.6	-	μs	OEH
Sample and hold disable time	t_{DIS1}	-	4.4	-	μs	
OEV pulse width	t_{OEV}	-	12	-	μs	OEV
CKV pulse width	t_{CKV}	-	32	-	μs	CKV
Clean enable time	t_{DIS2}	-	6	-	μs	
Horizontal display timing range	t_{DH}	-	320	-	t_{CPH}/3	
STV setup time	t_{SUV}	400	-	-	ns	
STV hold time	t_{HDV}	400	-	-	ns	STVU,STVD
STV pulse width	t_{STV}	-	-	1	t_H	STVU,STVD
Horizontal lines per field	t_V	256	262	268	t_H	
Vertical display start	t_{SV}		3	-	t_H	
Vertical display timing range	t_{DV}		234	-	t_H	
VCOM rising time	t_{rCOM}		-	5	μs	
VCOM falling time	t_{fCOM}		-	5	μs	
VCOM delay time	t_{DCOM}		-	3	μs	
RGB delay time	t_{DRGB}		-	1	μs	

PRIME VIEW

8-5) Signal Timing Waveforms

Fig. 8-1 Sampling clock timing

STHL(R)

CPH1

CPH2 (L)

CPH3 (L)

t_f

t_r

90%

90%

10%

10%

t_{HDH}

t_{SUH}

t_{STH}

t_{CWH}

t_{CPH}

50%

50%

Input
(STHL/STHR)

Output
(STHR/STHL)

CPH1

t_{DH}

Fig. 8-2 Horizontal display timing range

(HSY)

OEH

STHL(R)

OE 1,2,3

CKV

V_{COM} V_{CDC} V_{CAC}

V_{EE} $V_{EE\,DC}$ $V_{EE\,AC}$

V(R,G,B) V_{IDC} V_{IAC} V_{IA}

1H t_H

Blank   Black   White   Black   Blank   White

Fig. 8-3 (a) Horizontal timing

Fig. 8-3 (b) Detail horizontal timing

Note : The falling edge of OEV should be synchronized with the falling edge of OEH

STVU(D)

CKV

t_{H2V}

t_{S1V}

t_{CKV}

1H

Fig. 8-4 Vertical shift clock timing

Vertical timing (From up to down)

Display on panel first line

tsv

V(R,G,B)

(HSY)

(VSY)

STVU

V_{COM} (Odd field)

V_{COM} (Even field)

Fig. 8-5 (a) Vertical timing (From Up to Down)

Vertical timing (From down to up)

Display on panel first line

tsv

V(R,G,B)

(HSY)

(VSY)

STVD

V$_{COM}$ (Odd field)

V$_{COM}$ (Even field)

Fig. 8-5 (b) Vertical timing (From Down to Up)

9. Power On Sequence

The Power on Sequence only effect by $V_{CC}, V_{SS}, V_{DD}, V_{EE}$ and V_{GH}, the others do not care.

1) $10ms \leqq T1 < T2$
2) $0ms < T3 \leqq T4 \leqq 10ms$

10. Optical Characteristics
10-1) Specification:

Ta = 25℃

Parameter		Symbol	Condition	MIN.	TYP.	MAX.	Unit	Remarks
Viewing Angle	Horizontal	$\theta 21, \ \theta 22$	CR$\geqq$10	45	55	---	deg	Note 10-1
	Vertical	$\theta 11$		30	35	---	deg	
		$\theta 12$		10	15	---	deg	
Contrast Ratio		CR	At optimized Viewing angle	200	350	---		Note 10-2
Response time	Rise	Tr	$\theta = 0°$	---	10	20	ms	Note 10-4
	Fall	Tf		---	25	50	ms	
Uniformity		U		70	80			
Brightness				200	250		cd/㎡	Note 10-3
White		x	$\theta = 0°$	0.27	0.30	0.33		
Chromaticity		y	$\theta = 0°$	0.30	0.33	0.36		
LED Backlight Life (+25℃)					10000		hrs	Note 10-5

Note 10-5 : Constant current 20mA for each loop , and the center brightness must more than 50% of initial brightness value .

◇ PRIME VIEW

Note 10-1 : The definitions of viewing angles

Note 10-2 : CR $= \dfrac{\text{Luminance when Testing point is White}}{\text{Luminance when Testing point is Black}}$

 (Testing configuration see 10-2)

 Contrast Ratio is measured in optimum common electrode voltage.

Note 10-3 : :1. Topcon BM-7(fast) luminance meter $1.0°$ field of view is used in the testing (after 10 minutes operation).

Note 10-4 : The definition of response time :

10-2) Testing configuration

BM-7(fast)

Caution: 1. Environmental illumination ≦ 1 lux
2. Before test CR, Vcom voltage must be adjusted carefully to get the best CR.

500mm

R,G,B signal | input → | LCD
Pattern generator | Backlight

- LCD Display

Testing Point

Testing Point

Pattern A

Pattern B

- R, G, B Waveform of Pattern A at Testing Point

RGB waveform

Vcom

63.6 μs   63.6 μs

Vw=1.3V +/- 0.2V

- R, G, B Waveform of Pattern B at Testing Point

RGB waveform   Vcom

63.6 μs   63.6 μs

Vb=5.0V +/- 0.2V

11. Handling Cautions
  11-1) Mounting of module
    a) Please power off the module when you connect the input/output connector.
    b) Please connect the ground pattern of the inverter circuit surely. If the connection
       is not perfect, some following problems may happen possibly.
      1. The noise from the backlight unit will increase.
      2. The output from inverter circuit will be unstable.
      3. In some cases a part of module will heat.
    c) Polarizer which is made of soft material and susceptible to flaw must be handled
       carefully.
    d) Protective film (Laminator) is applied on surface to protect it against scratches
       and dirt. It is recommended to peel off the laminator before use and taking care
       of static electricity.
  11-2) Precautions in mounting
    a) Wipe off water drops or finger grease immediately. Long contact with water may
       cause discoloration or spots.
    b) TFT-LCD module uses glass which breaks or cracks easily if dropped or bumped
       on hard surface. Please handle with care.
    c) Since CMOS LSI is used in the module. So take care of static electricity and
       earth yourself when handling.
  11-3) Others
    a) Do not expose the module to direct sunlight or intensive ultraviolet rays for many
       hours.
    b) Store the module at a room temperature place.
    c) The voltage of beginning electric discharge may over the normal voltage because of
       leakage current from approach conductor by to draw lump read lead line around.
    d) If LCD panel breaks, it is possibly that the liquid crystal escapes from the panel.
       Avoid putting it into eyes or mouth. When liquid crystal sticks on hands, clothes or feet.
       Wash it out immediately with soap.
    e) Observe all other precautionary requirements in handling general electronic components.

12. Reliability Test

| No	Test Item	Test Condition
1	High Temperature Storage Test	Ta = +70℃, 240 hrs
2	Low Temperature Storage Test	Ta = -10℃, 240 hrs
3	High Temperature Operation Test	Ta = +60℃, 240 hrs
4	Low Temperature Operation Test	Ta = 0℃, 240 hrs
5	High Temperature & High Humidity Operation Test	Ta = +50℃, 80%RH, 240 hrs
6	Thermal Cycling Test (non-operating)	-10℃ ← → +70℃ , 200 Cycles 30 min 30 min
7	Vibration test (non-operating)	Frequency : 10 ~ 55Hz Amplitude : 1mm , sweep time : 11 mins Test period : 6 cycles for each direction of X,Y, Z
8	Shock Test(non-operating)	100G , 6ms , 3cycles for each direction of X,Y,Z
9	Electrostatic Discharge Test (non-operating)	200pF, 0Ω Machine mode = ±200V 1 time / each terminal

Ta: ambient temperature

Note : The protective film must be removed before temperature test.

[Criteria]
Under the display quality test conditions with normal operation state, there should be no change which may affect practical display function.

13. Block Diagram

14.1 LCD Module Diagram

PRIME VIEW

14. Packing

ZONE	REV.	DOCUUMENT NO.	DESCRIPTION	DATE	REV.BY

1 Layer

Total 13 Layers

NOTE:
1.One layer include:1 piece of cushion sheet,
  12pcs panel & 1 piece of tray.
2.Q'TY:156 pcs panel/carton.
3.Dimension: 455*375*190mm
4.Weight: 8.5 KG

Tape

6	50-0100091	CARTON INTERNAL	1	
5	50-0500041	摺口袋450*380*700mm	1	抗靜電
4		PW036XS3	156	
3	50-0200039	EPE CUSHION SHEET	13	抗靜電
2	50-0300911	TRAY	14	抗靜電
1	50-0300491	EPE FOAM	2	
ITEM	PART NO.	DESCRIPTION	QTY	REMARK

MTL.SPEC.	UNSPECIFIED TOL'S	REMARK
	ANGLE	
	ROUGHNESS	

元太科技股份有限公司
Prime View International Co.,ltd.

APPROVE			SCALE	UNIT	SHEET	DWG.TITLE		
CHECK					1 OF 2	PW036XS3 PACKING Dim		
DESIGN	Jimmy	'04.04.12	MTL.NO.			DWG.NO.	REV. 01	A4 SIZE

ZONE	REV.	DOCUUMENT NO.	DESCRIPTION	DATE	REV.BY

Tape

⑥

⑦

Tape

<u>NOTE:</u>
1.Q'TY: 312 pcs panel/carton.
2.Dimension: 480*396*405mm
3.Weight: 18.0 KG

ITEM	PART NO.	DESCRIPTION	QTY	REMARK
7	50-0100101	CARTON EXTERNAL	1	

MTL.SPEC.	UNSPECIFIED TOL'S	REMARK	
	ANGLE		◆ 元太科技股份有限公司
	ROUGHNESS		Prime View Internation Co.,ltd.

APPROVE			SCALE	UNIT	SHEET	DWG.TITLE
		. .			2 OF 2	PW036XS3 PACKING Dim
CHECK		. .				
DESIGN	Jimmy	'04.04.12	MTL.NO.		DWG.NO.	REV. 01	A4 SIZE

PRIME VIEW

Revision History

Rev.	Issued Date	Revised Contents
1.0	Jul. 06 , 2004	NEW
1.1	Jan.10 , 2005	**Modify :** Page04 : Mechanical Drawing of TFT-LCD Module(No Bending Area) **Add:** Page21 : Note : The protective film must be removed before temperature test. **Delete:** Page21 : Indication of Lot Number Label(Oracle system induction)

Appendix

LED B/L Application Circuit