

Wireless Components

Transmitter PLL (Up-Conversion Loop Modulator)
PMB 2251 Version 1.3

Specification August 1999



Revision History: Current Version: 08.99						
Previous Vers	ion:Data Sheet					
Page (in previous Version)	Page (in current Version)	Subjects (major changes since last revision)				

ABM®, AOP®, ARCOFI®.BA, ARCOFI®.BA, ARCOFI®.SP, DigiTape®, EPIC®-1, EPIC®-S, ELIC®, FALC®-54, FALC®-66, FALC®-E1, FALC®-LH, IDEC®, IOM®, IOM®-1, IOM®-2, IPAT®-2, ISAC®-P, ISAC®-S, ISAC®-S TE, ISAC®-P TE, ITAC®, IWE®, MUSAC®-A, OCTAT®-P, QUAT®-S, SICAT®, SICOFI®-2, SICOFI®-4, SICOFI®-4µC, SLICOFI® are registered trademarks of Infineon Technologies AG.

ACE™, ASM™, ASP™, POTSWIRE™, QuadFALC™, SCOUT™ are trademarks of Infineon Technologies AG.

Edition 03.99

Published by Infineon Technologies AG i. Gr.,

SC, Balanstraße 73,

81541 München

© Infineon Technologies AG i. Gr. 10.08.99. All Rights Reserved.

Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies AG is an approved CECC manufacturer.

Packing

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components¹ of the Infineon Technologies AG, may only be used in life-support devices or systems² with the express written approval of the Infineon Technologies AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.



Product Info

Product Info


General Description

The PMB 2251 is a transmitter PLL containing a modulator, a mixer, two programmable counters and a phase detector. The device is programmed via a three-wire bus.

Features

- Vector modulator operating from 80 to 450MHz
 - -Integrated generation of orthogonal carriers
 - -Typ. 40dB carrier rejection, 40dB SSB rejection, 54dB IM3 supression
- Double balanced Gilbert cell mixer
 - single ended inputs and outputs
 - LO- and RF input frequency range: 800MHz to 2GHz
 - Output frequency range: DC to 450MHz
- Integrated modulation PLL -Input Counters programmable from 1 to 8
 - -Charge pump with programmable current up to 4mA
 - -Separate charge pump suppy voltage (2.7 to 5.5V)

Package



- -Phase/Frequency-sensitive phase detector
 - -Operation at up to 150MHz -Linear transfer characteristi (no dead zone)
- Serial data transfer via three-wire bus (Power-down modes programmable)
- ss Supply voltage 2.7 to 4.5V
- Temperature range -30° to 85°C

Application

- The PMB 2251 is intended for use in an up-conversion loop.
- The device has a wide frequency range and is suitable for mobile communication systems requiring a high modulation bandwidth and a low phase error.
- The device is part of the Infineonchipset for single- and multiband mobile communication systems, such as GSM, PCN and PCS.

Ordering Information

Туре	Ordering Code Package
PMB 2251 V1.3	P-TSSOP-28

Table of Contents

1	Table of Contents
2	Product Description
2.1	General Description2-2
2.2	Application
2.3	Features
2.4	Package Outlines
3	Functional Description
3.1	Pin Configuration
3.2	Pin Definition and Function3-2
3.3	Block Diagram3-5
3.4	Circuit Description
4	Applications
4.1	Circuit Principle4-2
4.2	Intermediate Frequency
4.3	Supply and Ground Pins4-2
4.4	Coupling Circuitry
4.5	Loop Filter
4.6	Other Filters
4.7	Modulation Inputs
4.8	Charge Pump
4.9	Input/Output Impedances
5	Reference
5.1	Electrical Data5-2
5.1.1	Absolute Maximum Ratings
5.1.2	Operating Range5-3
5.1.3	AC/DC Characteristics
5.2	Bus Timing
5.3	Programming Tables5-8
5.4	Typical Temperature Dependencies5-9
5.5	Test Circuit 1

Product Description

	nens of this Charte	
2.1	General Description	2-2
2.2	Application	2-2
2.3	Features	2-2
21	Package Outlines	2-3



Product Description

2.1 **General Description**

The PMB 2251 is a transmitter PLL containing a modulator, a mixer, two programmable counters and a phase detector. The device is programmed via a three-wire bus.

2.2 Application

- The PMB 2251 is intended for use in an up-conversion loop.
- The device has a wide frequency range and is suitable for mobile communication systems requiring a high modulation bandwidth and a low phase
- The device is part of the Infineon chipset for single- and multiband mobile communication systems, such as GSM, PCN and PCS.

2.3 **Features**


- Vector modulator operating from 80 to 450MHz
 - -Integrated generation of orthogonal carriers
 - -Typ. 40dB carrier rejection, 40dB SSB rejection, 54dB IM3 supression
- Double balanced Gilbert cell mixer
 - single ended inputs and outputs
 - LO- and RF input frequency range: 800MHz to 2GHz
 - Output frequency range: DC to 450MHz
- Integrated modulation PLL
 - -Input Counters programmable from 1 to 8
 - -Charge pump with programmable current up to 4mA
 - -Separate charge pump suppy voltage (2.7 to 5.5V)
 - -Phase/Frequency-sensitive phase detector
 - -Operation at up to 150MHz
 - -Linear transfer characteristic (no dead zone)
- Serial data transfer via three-wire bus (Power-down modes programmable)
- Supply voltage 2.7 to 4.5V
- Temperature range -30° to 85°C
- P-TSSOP-28 package



Product Description

2.4 Package Outlines

P-TSSOP-28




- 1) Does not include plastic or metal protrusion of 0.15 max. per side
- 2) Does not include dambar protrusion

	terric of this Cragger
3.1	Pin Configuration
3.2	Pin Definition and Function
3.3	Block Diagram
3.4	Circuit Description



3.1 Pin Configuration



Pin_config.wmf

Figure 3-1 Pin Configuration

3.2 Pin Definition and Function

		d Function	
Pin No.	Symbol	Equivalent I/O-Schematic	Function
1	A		Modulation input (non-inverting)
0	^~	A 4kg 0.5pF	Made de Maria (manut (manuthan)
2	~	AX ————————————————————————————————————	Modulation input (inverting)



3	В	B ————————————————————————————————————	Modulation input (non-inverting)
4	вх	BX ————————————————————————————————————	Modulation input (inverting)
5	VCC2		Modulator supply voltage
6	E		Modulator output
		- \ -\-	
		- ¥ -	
7	GND4		Counter and phase detector ground
8	VCC4		Counter and phase detector supply voltage
9	GN	aV 0.7V	N-counter input
		ον _{cc} -0.7ν _{2κΩ}	
		CN	
10	LOCK		Control input for charge pump current
		LOCK 40kΩ 1.4V	(also test output)
		<u>}</u>	
11	CR		R-counter input
		ο V _{CC} -0.7V _{2kΩ}	
		CR — The state of	
~~~~~		Ψ —	
12	VCC1		Bus supply voltage
13	CLK		Clock input
		CLK — 40kΩ N 1.4V	
		<del>-</del>	
14	DAT		Data input
		DAT 40kΩ N 1.4V	
	<b></b>	T	
15	ENA	1.4V , λ \ . 40kΩ	Enable Input
		1.48 K 3 +4052 ENA	
		Ψ	



16	PON		Power-on input
		ΡΟΝ 200kΩ 200kΩ	
17	GND1		Bus ground
18	VCC5		Charge pump supply voltage
		CP	
		<b>⊩</b> □	
19	CP		Charge pump output
20	GND5		Charge pump ground
21	RF		Linear mixer input
		V _{CC} -0.8V <b>φ</b> 4kΩ   3kΩ	
		2kg[]	
		5pF + LD-1	
		<b>-</b> φ φ	
22	GND3		Mixer ground
23	LO		Switching mixer input
		۷ _{cc} –٥.7٧ <b>٩</b>	
		3.5kΩ∐ 2kΩ 2kΩ∬ J L ∏	
		50F LO	
		` <b>∸</b> ф	
24	VCC3		Mixer supply voltage
25	MO		Mixer output
		ע	
		МО	
		4mA (4)	
26	GND2		Modulator ground
27	IF		Modulator carrier input
		V _{CC} -0.7 <b>V</b>	
		3.33kΩ 2kΩ	
		^{2kΩ} F	
		₱F <b>主</b>	
 28	ADJ	·	Machidator phago adjust insut
20	MUU	ر	Modulator phase adjust input
		-  15kΩ 200mV   <b>ADJ</b>	
		2.5kΩ	



## 3.3 Block Diagram




Figure 3-2 Block Diagram



#### 3.4 Circuit Description

The modulator implements a single-sideband modulation. The signal at the IF input is split into two orthogonal carriers, which are multiplied by the signals at the modulation inputs A/AX and B/BX. The multiplication products are added and fed to the E output. The phase adjust input ADJ can optionally be used to maximise the single-sideband suppression of the modulator (see chapter 4).

The mixer multiplies the signals at the RF and LO inputs; the result appears at the MO output. The LO input is operated in switched mode, whereas the RF input is linear, which makes it suitable for a modulated signal.

The counters divide the frequency of the signals at the CN and CR inputs by the programmed factors N and R respectively, and feed the resulting signals FN and FR to the phase detector, which drives the charge pump. The counter outputs switch on the rising edge of the inputs. A test mode can be programmed in which either FN or FR is fed to the LOCK pin.

At the CP output, the charge pump generates current pulses of width equal to the time interval between the negative edges of FN and FR. The height and polarity of the pulses are programmable. In the intervals between pulses, the output is in a high-impedance state. The polarity of the pulses depends on which input has the higher frequency, or, if both inputs have the same frequency, which input leads. The charge pump can be operated at a higher supply voltage than the rest of the circuit, to allow a larger tuning voltage range. When a logic HIGH is applied to the LOCK input, the charge pump current has the value programmed via the bus. Applying a logic LOW at the LOCK input switches the charge pump current to its maximum value of 4mA.

The device is programmed by shifting in a 14-bit control word at the DAT input. Each bit is transferred on the rising edge of the CLK input, starting with the most significant bit. The control word becomes valid on the rising edge of the ENA input, when it is loaded into a latch. The programming allows the modulator, the mixer and the phase detector block (including counters and charge pump) to be powered down individually. In the programmable power-down modes, the bus is ready to receive new data, and the control word remains latched. In the hardware power-down mode, activated by a logic LOW at the PON input, the entire chip is powered down and the control word is lost. After a hardware power-on, the modulator and phase detector blocks are initially powered down, whereas the mixer is powered up with PON to prevent LO-VCO pulling.

## 

4.1	Circuit Principle	4-2
4.2	Intermediate Frequency	4-2
4.3	Supply and Ground Pins	4-2
4.4	Coupling Circuitry	4-3
4.5	Loop Filter	4-3
4.6	Other Filters	4-4
4.7	Modulation Inputs	4-4
4.8	Charge Pump	4-5
1 Q	Input/Output Impedances	4-6



#### 4.1 Circuit Principle

In the application circuit, the PMB 2251 is configured to form an up-conversion loop with external VCO and filters. In the feedback path of the loop, the mixer converts the transmit signal TX_OUT at the VCO output down to an intermediate frequency, where it is filtered and fed to the carrier input IF of the modulator. The modulator performs a single-sideband modulation of the baseband input signals at A_IN, AX_IN, B_IN, BX_IN on to the carrier. The modulator output at E is filtered and fed to the input CN of the N-counter. A constant reference frequency at CR_IN is applied to the R-counter. In the steady state of the loop, the VCO output is modulated so as to cancel the modulation in the modulator, so that the modulator output is a constant, unmodulated frequency.

The direct and indirect conversion methods require a highly selective bandpass filter to suppress the wideband noise of the modulator and mixer. In the up-conversion loop, the wideband noise is suppressed by the loop filter, which is a simple RC low-pass filter. Compared to other modulation methods, the upconversion loop has the advantages of a better noise performance with lower filter costs and lower superimposed residual AM. As a result, the system can be operated with a higher efficiency in the power amplifier and a lower insertion loss in the antenna switch, both of which reduce the power consumption.

## 4.2 Intermediate Frequency

The mixer output MO, the carrier input IF and output E of the modulator and the N-counter input CN all operate at the intermediate frequency. In the Operational Range, the maximum intermediate frequency is specified at 400MHz, but the AC/DC characteristics are guaranteed only up to 350MHz. The functionality of mixer, modulator and N-counter in the range 300 to 400MHz is intended to allow the loop to lock for an initial VCO frequency deviation of up to 100MHz from its final value. In the locked state of the loop, the intermediate frequency may not exceed 300MHz. Note that the frequency sensitivity of the phase detector is guaranteed only up to 150MHz.

## 4.3 Supply and Ground Pins

On the circuit board, the ground pins GND1 to GND5 must all be connected by the shortest possible route to a common, low-impedance ground plane, and the supply pins VCC1 to VCC4 must all be connected to the same supply rail. It is permissible to connect VCC5 to a separate, higher supply voltage in order to increase the tuning voltage range. Each supply pin must be separately decoupled to the corresponding ground pin. The decoupling capacitor should be as close as possible to the pin and have its self-resonant frequency, and hence its minimum impedance, at the RF signal frequency in the block supplied by the pin.



#### 4.4 Coupling Circuitry

The inputs CN, CR, RF, LO, IF are high-impedance inputs with internal resistors to a DC bias voltage (see Internal Input/Output Circuits). The signals at these inputs must be AC-coupled using an external capacitor. The optimum coupling is obtained when the self-resonant frequency of the capacitor is equal to the signal frequency. Note, however, that the power-up settling time depends on the time required to charge the coupling capacitors (see AC/DC Characteristics). There should be no external DC path to ground or supply at these pins, which means that any termination resistor must be placed on the other side of the coupling capacitor (e.g.  $R_3$  and  $R_{10}$  in the application circuit).

The attenuation between TX_OUT and RF must be sufficient to ensure that the mixer is operated at least 3dB below its 1dB compression point. Because of the finite isolation of RF from LO (see AC/DC characteristics), the reverse attenuation must be sufficient to ensure that, in the signal spectrum at TX_OUT, the component at the LO frequency is within the system specification.

#### 4.5 Loop Filter

In designing the loop filter, the same principles can be used as for a synthesizer PLL. The natural resonant frequency  $\omega_n$ , the damping factor D and the phase margin  $\phi_m$  are given by the following equations:

$$\begin{split} & \omega_n = \sqrt{\frac{K_{VCO}I_{CP}}{N(C_9 + C_{10})}} \\ & D = \frac{\omega_n R_4 C_9}{2} \\ & \phi_m = atan(4D^2) - atan \left(\frac{4D^2}{1 + \frac{C_9}{C_{10}}}\right) \end{split}$$

where  $K_{VCO}$  is the VCO gain in Hz V⁻¹ ( $\underline{not}$  rad s⁻¹ V⁻¹),  $I_{CP}$  the programmed value of the charge pump current and N the division ratio of the N-counter. A phase margin of about 60° is recommended. The choice of values for  $\omega_n$  and D involves a trade-off between phase accuracy and suppression of wideband noise. Provided the modulation frequency is less than  $1/(2\pi R_4 C_9)$ , the phase error depends only on  $\omega_n$  and is a decreasing function of  $\omega_n$ . The phase noise at a frequency offset much greater than  $\omega_n$  is an increasing function of  $\omega_n$  if D and  $\phi_m$  are held constant, and a decreasing function of D (up to the point where the noise of  $R_4$  begins to dominate) if  $\omega_n$  and  $\phi_m$  are held constant.



#### 4.6 Other Filters

The low-pass filter between MO and IF suppresses the image frequency and any residual components at the RF and LO frequencies. To avoid excessive intermodulation, the current swing at the MO output should not exceed 2mA peak, which means a minimum load impedance of  $50\Omega$  for an output level of -10dBm.

E is a high-impedance, open-collector output, and requires a DC path to the supply voltage. The band-pass filter between E and CN suppresses the modulation product associated with the third harmonic of the carrier (see AC/DC Characteristics), which would cause in-band spurious in the VCO output spectrum due to intermodulation in the phase detector block. At the CN input, a suppression of at least 65dB relative to the wanted signal is recommended. Note that the third-harmonic suppression of the modulator improves with increasing frequency, therefore a high intermediate frequency is advisable. The voltage divider formed by  $\rm R_1$  and  $\rm R_2$  allows CN to be driven with a low impedance, which reduces cross-talk from E, without excessively damping the resonant circuit in the filter. The bandwidth of the filter must be wide enough to allow the loop to lock for maximum and minimum values of the initial VCO frequency.

### 4.7 Modulation Inputs

The modulator generates the upper sideband if A lags B by  $90^{\circ}$  and the lower sideband if A leads B by  $90^{\circ}$ . In the loop, the VCO is modulated so as to cancel the modulation in the modulator, so A should lead B if the upper sideband is required, and A should lag B if the lower sideband is required.

The allowed range of the DC level at the modulation inputs depends on the the voltage swing, the supply voltage and whether the drive is single-ended or balanced. The DC level and swing must be such that the instantaneous voltage at each input pin is at least 0.75V away from the ground and supply rails at all times (see Operational Range).

The single-sideband suppression of the modulator can be maximised by connecting a resistor to ground at the ADJ pin. The required value of the resistor depends on the IF frequency, and varies from  $R_{ADJ_80MHz}$  (t.b.d.) at 80MHz to  $R_{ADJ_350MHz}$  (t.b.d.) at 350MHz. If ADJ is not shorted to ground, a decoupling capacitor is recommended.

Offset voltages at the modulation inputs affect the carrier suppression. For an ideal modulator with external offsets  $V_{oa}$  and  $V_{ob}$  at the A and B inputs, the carrier suppression in dB is given by

$$a_{c} = 20 \log_{10} \left( \frac{V_{m}}{2\sqrt{V_{oa}^{2} + V_{ob}^{2}}} \right)$$



where  $V_m$  is the peak-to-peak swing at the modulation inputs. The real modulator contains internal offsets, which are added to the external offsets. To obtain the best possible carrier suppression, it is advisable to use the maximum input swing of  $1V_{pp}$  (see Operational Range), which means  $500 \mathrm{mV}_{pp}$  at each pin for balanced operation.

Amplitude and phase errors in the modulation input signals affect the single-sideband suppression. For an ideal modulator with external amplitude error  $\alpha$  (amplitude ratio - 1) and phase error  $\phi$  (phase difference - 90  $^{\circ}$ ), the single-sideband suppression in dB is

$$a_{SSB} = 20 \log_{10} \sqrt{\frac{1 + \left(\frac{\alpha}{\alpha + 2}\right)^2 \tan^2\left(\frac{\phi}{2}\right)}{\left(\frac{\alpha}{\alpha + 2}\right)^2 + \tan^2\left(\frac{\phi}{2}\right)}}$$

The real modulator has an internal amplitude mismatch and phase error, which are added to the external ones.

### 4.8 Charge Pump


The required charge pump polarity, which is set by the CPP bit in the control word (see Circuit Description), depends on the VCO characteristic. If the VCO frequency is an increasing function of the tuning voltage, CPP should be set to 1; if the VCO frequency is a decreasing function of the tuning voltage, CPP should be set to 0.

As the noise bandwidth is not important during capture, it is possible to reduce the capture time by increasing the charge pump current to its maximum value. This is done by switching the LOCK input to LOW (see Circuit Description). Once the loop is locked, LOCK is switched to HIGH, and the charge pump current has its lower, programmed value and a correspondingly lower supply current. The loop filter must be such that an adequate phase margin is maintained for both values of charge pump current. If the LOCK input is not needed, it can be connected to the supply voltage.



## 4.9 Input/Output Impedances

The AC equivalent circuits given below represent a best-fit approximation to the simulated small-signal impedances over the operational frequency range.



	ants of this Chapter
5.1.1 5.1.2	Electrical Data5-2Absolute Maximum Ratings5-2Operating Range5-3AC/DC Characteristics5-4
5.2	Bus Timing
5.3	Programming Tables
5.4	Typical Temperature Dependencies
5.5	Test Circuit 1



## 5.1 Electrical Data

## 5.1.1 Absolute Maximum Ratings



#### W 4 F 1 1 1 1 C

The maximum ratings may not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC will result.

Parameter	Symbol	Limit Values		Unit	Remarks	Item	
		min	max				
Supply voltage	VCC1.2.8.4 VCC5	-0.5 -0.5	5.0 6.0	V V	000000000000000000000000000000000000000	1	
Voltage at any input or output except CP	$F_{10}$	-0.5	V _{CC} +0.5 5.0	V V	$V_{\rm CC} \le 4.5 \text{V}$ $V_{\rm CC} > 4.5 \text{V}$	2	
Voltage at CP	T _{CP}	-0.5	V _{CC5} +0.5 5.5	V V	$V_{\text{CC5}} \le 5\text{V}$ $V_{\text{CC5}} > 5\text{V}$	3	
Differential input voltage	$V_1 - V_{1X}$	-2	2	٧		4	
Output current	$I_{\mathbb{Q}}$		10	mA		5	
Storage temperature	$T_{S}$	-55	125	°C		6	
Thermal Resistance (junction to ambient)	R _{thdA}		152	K/W		7	
ESD integrity Pins 21, 23: reduced ESD-integrity > +/-500V due to HF-performance	V _{esp}	-1000	+1000	٧		8	



## 5.1.2 Operating Range

Within the operational range the IC operates as described in the circuit description. The AC/DC characteristic limits are not guaranteed.

Abia C.2. Operating Reage						
Parameter	Symbol	•		Unit	Test Conditions	L Item
00000000000000000000000000000000000000		min	max	******************************	000000000000000000000000000000000000000	000000000000000000000000000000000000000
Ambient temperature	$T_{A}$	-30	85	°C		1
Supply voltage	VGC1.23.4 VGG6	2.7 2.7	4.5 5.5	V		2
IF input frequency	$f_{ m iF}$	80	450 ^(1;6)	MHz		3
IF input level	$P_{IF}$	-19 ⁽⁶⁾	0	dBm ⁽²⁾		4
A, AX, B, BX input voltage ⁽²⁾	$V_{\rm A}, V_{\rm B}$	0.75	V _{cc} - 0.75	٧		5
A, AX, B, BX input frequency	/m	0	10	MHz		6
A/AX, B/BX input level ⁽³⁾	V _m		1	V _{pp}		7
LO input frequency	fio	800	2000	MHz		8
LO input level	$P_{\text{LO}}$		0	dBm ⁽²⁾		9
RF input frequency	<i>J</i> RF	800	2000	MHz		10
RF input level	$P_{RF}$		0	dBm ⁽²⁾		11
MO output frequency	f _{MO}	0	450 ⁽¹⁾	MHz		12
CN input frequency	/cn	80	450 ^(1;7)	MHz		13
CN input level	$P_{CN}$	-18 ⁽⁷⁾	0	dBm ⁽²⁾		14
CR input frequency	J _{CB}	80	650	MHz		15
CR input level	$P_{CR}$	-15	0	dBm ⁽²⁾		16
LOCK output frequency	Lock	0	150	MHz	test mode	17
CP output voltage	$V_{GP}$	0.5	V _{CC5} - 0.8	٧		18
CP output frequency	Jep	10	150	MHz		19
LOW input voltage ⁽⁴⁾	$V_{\rm IL}$	0	0.8	٧		20
HIGH input voltage ⁽⁴⁾	$V_{\mathrm{fH}}$	2.1	$V_{\sf CC}$	٧		21
Clock frequency	falk		10	MHz		22
Clock pulse width	$T_{GLK}$	60		ns		23
Enable pulse width	$T_{ENA}$	60		ns		24
Data-to-clock set-up time	focs	20		ns		25
Data-to-clock hold time	4DCH	10		ns		26
Clock-to-enable set-up time	(ces	20		ns		27
Enable-to-clock set-up time	/ _{ECS}	20		ns		28



- (1) In the locked state of the loop,  $f_{\text{MO}}$ ,  $f_{\text{IF}}$  and  $f_{\text{CN}}$  may not exceed 350MHz. Frequencies between 350 and 450MHz may only occur during capture (see chapter 4).
- (2) Power levels are referred to  $50\Omega$ .
- (3) The limits apply to the instantaneous voltage at A, AX, B, BX relative to ground.
- (4) The limit applies to the differential voltage between A and AX or between B and BX.
- (5) For LOCK, CLK, DAT, ENA and PON
- (6) In the locked state of the loop, the IF input level may not be lower than -15 dBm. Levels down to -17 dBm may only occur during capture. The specified Min. value of -17 dBm is guaranteed only up to 400 MHz. This reduces to -15dBm at 450 MHz.
- (7) The specified Min. value of -18 dBm is guaranteed only up to 400 MHz. See also 5.4

#### 5.1.3 AC/DC Characteristics

AC/DC characteristics involve the spread of values guaranteed within the specified supply voltage and ambient temperature range. Typical characteristics are the median of the production.

	Symbol	L	imit Valu	es	Unit	Test Conditions	L Item
		min	typ	max			
Supply current							
Bus	$J_{\rm GG1}$	0.46	0.62	0.78	mA		1
Modulator	$I_{\text{CC2+}}I_{\text{E}}$	12.7	17	21.3	mA		2
Mixer	$I_{\mathrm{GG3}}$	6.0	8.5	11	mA		3
Phase detector and counters	$I_{CC4}$	9.6	12.8	16.0	mA	T1=0	4
Charge pump ⁽¹⁾	Iccs	4.5	6.0	7.5	mA	CP=00 (1mA)	5
		7.7	10.3	12.9	mA	CP=01 (2mA)	
		11.0 14.2	14.6 18.9	18.2 23.6	mA mA	CP=10 (3mA) CP=11 (4mA)	
Power down	$\Sigma I_{\rm CC}$	0		10	μΑ	V _{PON} =0.8V	6
Logic inputs LOCK ⁽²⁾ , DATA,	CI K and EN	IΔ					
LOW input current	$I_{\mathbb{R}}$	-1	0	1	μ <b>A</b>	V _{ii} =0.8V	7
HIGH input current	$I_{\mathrm{let}}$	0	1.4	2.8	μ <b>A</b>	V _{iH} =2.1V	8
·							



	Symbol		mit Valu		Unit	Test Cond	L Item
Power-on input		min	typ	max			
LOW input current	$I_{\sf PONL}$	1	2	4	μΑ	F _{PON} ≠0.8V	9
HIGH input current	$I_{PONH}$	3.3	6.6	13.2	μΑ	V _{PON} =2.1V	10
Power-on delay ^{(3),(6)}	IPON		350		ns		11

#### Modulator

 $f_{\rm IF}$ =180 and 330 MHz,  $P_{\rm IF}$ =-8dBm;  $V_{\rm A}$ = $V_{\rm B}$ =1.35 $V_{\rm DC}$ ,  $V_{\rm m}$ =1 $V_{\rm pp}$  (sine),  $f_{\rm m}$ =10MHz, A lags B by 90°

DC voltage at IF	$V_{\rm tF}$	<i>V</i> _{cc} − <b>0</b> .75	<i>V</i> _{CC} − <b>0.65</b>	<i>V</i> _{cc} − 0.55	V		12
DC current at A, AX, B, BX	$I_{\mathbb{A}},I_{\mathbb{B}}$	2.5	5	10	μ <b>A</b>		13
DC offset current at A/AX, B/BX ⁽⁴⁾	I _{OS}	-1.5		+1.5	μА		14
DC voltage at ADJ	$V_{ m ADJ}$	200	240	280	mV		15
DC current at E	I _E	3.0	4.0	5.0	mA		16
Settling time ^{(5),(6)}	AMOD		1.5		μs	100pF at IF and ADJ	17
Output level (at $f_{\rm IF}$ + $f_{\rm m}$ ) ⁽¹²⁾	t _E	0.85 -14.4 0.74 -15.6	1.2 -11.4 1.05 -12.6	1.7 -8.4 1.5 -9.6	mA _{rms} dBm mA _{rms} dBm	@ 180 MHz @ 330 MHz	18
Carrier suppression (at $f_{IF}$ )	$a_{CE}$	32	40		dB		19
Single-sideband suppression (at $f_{IF} = f_{m}$ )	a _{sse}	35 35	40 40		dB dB	f _{iF} =180MHz. f _{iF} =330MHz. (R _{ADJ} = t.b.d.)	20
Suppression of 3rd-order intermodulation (at $f_{\rm IF}$ =3 $f_{\rm m}$ )	a _{lM3}	44 46	54 56		dB dB	/ _{IF} =180MHz / _{IF} =330MHz	21
Third-harmonic suppression (at 3 $f_{\text{IF}}$ - $f_{\text{m}}$ )	a _{H3}	12 32	17 40		dB	f _{IF} =180MHz f _{IF} =330MHz	22
Phase noise ^{(6),(7)}	$P_{NE}$		126		dBc/ Hz	at / _{IE} +/ _m ± 400kHz	23

#### Mixer

1.)  $f_{\rm RF} = 900 {\rm MHz}, \ f_{\rm LO} = 1230 {\rm MHz}$  2.)  $f_{\rm RF} = 1.9 {\rm GHz}, \ f_{\rm LO} = 1.72 {\rm GHz}$   $P_{\rm LO} = -10 {\rm dBm}, \ P_{\rm RF} = -12 {\rm dBm}, \ P_{\rm RF} = -12 {\rm dBm}$ 

DC voltage at RF	FRF	V _{CC} − <b>0</b> .9	<i>V</i> _{CC} − <b>0</b> .75	V _{CC} - <b>0.6</b>	V		24
DC voltage at LO	$V_{ m LO}$	<i>V</i> _{cc−} <b>0</b> .75	<i>V</i> _{cc−} 0.65	V _{cc} − 0.55	V		25
DC voltage at MO	$V_{MO}$	V _{cc} − 1.7	V _{cc} − 1.5	V _{cc} − 1.3	V		26
Settling time ^{(5),(6)}	€ _{MIX}		1.5		μs	100pF at RF and LO	27



	Symbol	Limit Values ⊍				Unit Test Conditions		
	•	min	typ	max	***************************************			
Output power into $50\Omega^{(11)}$	$P_{MG}$	-12 -10	-9 -7	-6 -4	dBm dBm	condition1 condition2 at /ar=/Lo	28	
Carrier suppression	асмо		20		dB	at f _{to}	29	
1dB compression point	PREIDE	-15 -18	-12 -15	-9 -12	dBm dBm	condition1 condition2	30	
Phase noise ^{(6),(7)}	$P_{NMO}$		126		dBc/ Hz	at f _{BF} -f _{LO} ± 400kHz	31	
Isolation of RF input from LO input ^{(6),(7)}	$a_{RF}$	30			dB		32	

#### Phase detector block⁽⁸⁾

DC voltage at CN, CR	Von Von	V _{CC} − 0.86	V _{CC} - 0.76	V _{CC} − 0.66	V		33
HIGH output current at LOCK (test mode)	Лоскн	0.9	1.2	1.5	mA	T=10, N=001, F _{GN} =F _{GC}	34
LOW output current at LOCK (test mode)	$I_{LOGKL}$	2.3	3.15	4.0	mA	T=10, N=001, F _{CN} =F _{CC} -1.4V	35
Output current at CP in high-impedance state	$I_{\mathrm{GPZ}}$			100	nA	V _{CP} =V _{CC} /2 GP=11	36
Output current in active (source and sink) states ⁽⁹⁾	I _{CPA}	0.8 1.6 2.4 3.2	1.0 2.0 3.0 4.0	1.2 2.4 3.6 4.8	mA mA mA mA	V _{CP} =V _{CO} /2 CP=00 CP=01 CP=10 CP=11	37
Variation of output current with voltage ⁽⁹⁾	a _{CPV}			5	%	F _{CP} over operational range	38
Variation of output current with temperature ^{(6),(9)}	4 _{CPT}			5	%	T _A over operational	39
Source/sink mismatch	<i>a</i> _{cPM}	***************************************		8	%	V _{GP} =V _{GG} /2	41
Output ripple at $f_{CP}$ when loop is locked ^{(6),(10)}	<b>l</b> G₽		70		μАр	GP=11 f _{GP} =150MHz	42
Settling time ^{(5),(6)}	<b>I</b> pp		1.5		μs	100pF at CN and CR	43
Propagation delay from CN to CP ⁽⁶⁾	for .		1.4		ns		44


**SS** This value is only guaranteed in lab.

- (1) The supply current of the charge pump is the same in the active and high-impedance states.
- (2) T1=0.



- (3) The bus is ready to receive data a time  $t_{PON}$  after the positive edge of PON.
- (4) The offset current is the difference between the A and AX (or B and BX) input currents.
- (5) The settling time of a block after a software power-up is the time interval between the positive edge of ENA and the point where the parameters of the block are within the specified range. Note that the settling time depends on the time required to charge the external capacitors.
- (6) Not measured in production testing.
- (7) Test circuit for lab measurement to be defined.
- (8) The dynamic testing of the phase detector block is explained in Test Circuit 1.
- (9) The total variation of the output current (i.e. including production spread and dependence on temperature, supply voltage and output voltage) is ≤ ±25%.
- (10) The output ripple is proportional to the programmed charge pump current.
- (11) Mixer output power vs. temperature see 5.4.1
- (12) Modulator output power vs. temperature see 5.4.2

### 5.2 Bus Timing





## 5.3 Programming Tables

MSE	3		b	ilt ass	ignm	ent i	n conl	rol word	*) re	served bit				LSB
	test		R-counter			N	-count	er	С	harge pun	np	ро	wer do	NTI
T1	TO	R2	R1	R0	N	2	N1	NO	CPP	CP1	CP0	PD2	PD1	*)

T1	T0	test mode
0	Χ	normal operation
1	0	FN fed to LOCK
1	1	FR fed to LOCK

N2 (R2)	N1 (R1)	N0 (R0)	frequency division ratio N (R)
0	0	0	8
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

Table 5-7	
CPP	polarity of charge pump output current
0	current sourced if FN has higher frequency or FN leads
1	current sunk if FN has higher frequency or FN leads


CP1	CP0	charge pump output current
0	0	1mA
0	1	2mA
1	0	3mA
1	1	4mA



PON	PD0	PD1	PD2	active blocks
0	X	Х	×	Power down
1	×	0	0	bus + mixer
1	×	1	0	bus + mixer + modulator
1	X	1	1	bus + mixer + modulator + phase detector block
				priase detector block


## 5.4 Typical Temperature Dependencies

1. Temperature Dependence of Mixer Output Level



condition 1: f_RF=900MHz, f_LO=1230MHz, P_LO=-10dBm, P_RF=-12dBm condition 2: f_RF=1.9GHz, f_LO=1.72GHz, P_LO=-10dBm, P_RF=-12dBm


2. Temperature Dependence of Modulator Output Level



Output power of modulator vs IF frequency at -30 °C, 30 °C, 85 °C from top  $P_{IF}$ =-9dBm,  $V_{A}$ = $V_{B}$ =1.8VDC,  $V_{m}$ =1 $V_{pp}$ ,  $f_{m}$ =100kHz,  $V_{CC}$ =3.6V,  $R_{ADJ}$ =47kOhm



#### 5.5 Test Circuit 1



Note: The dynamic testing of the phase detector block is performed by feeding the output of the VCO to the CN input, so as to form a closed phase-locked loop, and measuring the output frequency of the N-counter (in test mode).