捷多邦,专业PCB打样工厂,24小时oduct specification

Field-programmable logic sequencer (16x48x8)

加急出货 82S105 (PLS105)

FEATURES

- Field-programmable (Ni-Cr link)
- 16 input variables
- 8 output functions
- 48 transition terms
- 6-bit State Register
- 8-bit Output Register
- Transition Complement Array
- Positive edge-trigger clock
- Programmable asynchronous preset or Output Enable
- Power-on preset to all "1" of internal registers
- f_{MAX} = 10.5MHz
- 650mW power dissipation (typical)
- TTL compatible
- Single +5V supply
- 3-state outputs

APPLICATIONS


- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generators
- Sequential circuits
- Elevator controllers

L 1 1 6 6 2 5

zsc.com

- Security locking systems
- Counters
- Shift registers

LLCC LEAD CONFIGURATION



DESCRIPTION

The 82S105 is a bipolar programmable state machine of the Mealy type. It contains logic AND-OR gate arrays with user programmable connections which control the inputs of on-chip State and Output Registers. These consist respectively of 6 Qp, and 8 Qp edge-triggered, clocked S/R flip-flops, with an asynchronous Preset option. All flip-flops are unconditionally preset to "1" during power turn-on.

The AND array combines 16 external inputs, $I_{0.15}$, with six internal inputs, $P_{0.5}$, fed back from the State Register to form up to 48 transition terms (AND terms).


All transition terms can include True, False, or Don't Care states of the controlling variables, and are merged in the OR array to issue next-state and next-output commands to their respective registers on the Low-to-High transition of the Clock pulse. Both True and Complement transition terms can be generated by optional use of the internal variable (C) from the Complement Array. Also, if desired, the Preset input can be converted to Output Enable function, as an additional user-programmable option.

ORDERING INFORMATION

DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*		
28-Pin Ceramic DIP 600mil-wide	82\$105/BXA	GDIP1-T28		
28-Pin Ceramic Flat Pack	82S105/BYA	GDFP2-F28		
28-Pin LLCC	82S105/B3A	CQCC2-N28		


MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

PIN CONFIGURATION



82S105 (PLS105)


FUNCTIONAL DIAGRAM



7110826 0085806 347 🔳

82S105 (PLS105)

FPLS LOGIC DIAGRAM



82S105 (PLS105)

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	ск	Clock: The Clock input to the State and Output Registers. A Low-to-High transition on this line is necessary to update the contents of both registers.	Active-High
2 - 8 20 - 27	l _{1 - 15}	Logic Inputs: The 15 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence.	Active-High/Low
9	lo	Logic/Diagnostic Input: A 16th external logic input to the AND array, as above, when exercised with standard TTL levels. When I_0 is held at +10V, device outputs $F_0 . _5$ reflect the contents of State Register bits $P_0 . _5$. The contents of each Output Register remains unaltered.	Active-High/Low
10 - 13 15 - 18	F ₀₋₇	Logic/Diagnostic Outputs: Eight device outputs which normally reflect the contents of Output Register bits Q_{0-7} , when enabled. When I_0 is held at +10V, $F_{0-5} = (P_{0-5})$, and $F_{6,7} = Logic$ "1".	Active-High
19	PR/OE	 Preset or Output Enable Input: A user programmable function: Preset or Output Enable Input: A user programmable function: Preset: Provides an asynchronous preset to logic "1" of all State and Output Register bits. Preset overrides Clock, and when held High, clocking is inhibited and F_{0.7} are High. Normal clocking resumes with the first full clock pulse following a High-to-Low clock transition, after Preset goes Low. 	Active-High (H)
		 Output Enable: Provides an Output Enable function to all output buffers F_{0 - 7} from the Output Register. 	Active-Low (L)

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	RAT	RATING		
		Min	Max		
Vcc	Supply voltage		+7	V _{DC}	
V1	Input voltage		+10.0	VDC	
Vo	Output voltage		+5.5	VDC	
1 _{IK}	Input currents	-30	+30	mA	
lo	Output currents		+100	mA	
<u>т</u> а	Operating temperature range	-55	+125	°C	
T _{STG}	Storage temperature range	-65	+150	°C	

7110826 008580811T 🖿

82S105 (PLS105)

SYMBOL	PARAMETER ³	TEST CONDITIONS ³		LIMITS ³		
			Min	Min Typ ² N		
Input Volta	ge					
VIH	High	V _{CC} = 5.5V	2	T		v v
VIL	Low	$V_{CC} = 4.5V$			0.8	v
VIK	Clamp ⁴	V _{CC} = Min, I _{IK} = -18mA		-0.8	-1.2	v
Output Vol	age			0.0	-1.2	V
		V _{CC} = 4.5V		1		
V _{OH}	High ⁵	I _{OH} = -2mA	2.4	1		v
VOL	Low ⁶	I _{OL} = 9.6mA		0.35	0.5	v
Input Curre	nt			1		
		$V_{CC} = 5.5V$				
lн I	High	V ₁ = 5.5V		<1	50	μA
հե	Low	V _I = 0.45V	1	-10	-150	μA
<u> </u>	Low (CK input)	V _I = 0.45V	ł	-50	-350	μA
Output Cur	rent					
		$V_{CC} = 5.5V$				
O(OFF)	Hi-Z state ⁷	V _O = 5.5V		1 1	60	μA
		V _O = 0.45V		-1	-60	μA
los	Short circuit ^{4, 8}	$V_{O} = 0V$	-15		-85	mA
lcc	V _{CC} supply current ⁹	$V_{CC} = 5.5V$		120	185	mA
Capacitanc	₉ 7, 10					
C	lease a	V _{CC} = 5.0V				
	Input	V _I = 2.0V		8	13	pF
COUT	Output	V _O = 2.0V		10	15	pF

DC ELECTRICAL CHARACTERISTICS -55°C ≤ TA ≤ +125°C, 4.5V < Voc < 5.5V

7110826 0085809 056 🔳

82S105 (PLS105)

AC ELECTRICAL CHARACTERISTICS -55°C \leq T_A \leq +125°C, 4.5V \leq V_{CC} \leq 5.5V

SYMBOL	PARAMETER	то	FROM	LIMITS			UNIT	
STMBUL				Min	Typ ¹¹	Max		
Pulse Width	<u> </u>							
tскн	Clock ¹² High	СК-	CK+	40	15		ns	
tCKL	Clock Low	CK+	CK-	40	15		ns	
	Period (w/o C-array)	CK+	CK+	95	40		ns	
tCKP2	Period (w/C-array) ¹⁰	CK+	CK+	135	60		ns	
tPRH	Preset pulse	PR+	PR-	40	15		ns	
Setup Time								
	Input	CK+	Input±	60	1		กร	
t _{IS1}	Input (through Complement array) ¹³	CK+	Input <u>+</u>	100			ns	
t _{1S2}	Power-on preset ¹³	ск-	V _{CC} +	5	-10		ns	
t _{VS} t _{PRS}	Preset ¹⁰	CK-	PR-	5	-10		ns	
Hold Time								
tin	Input ¹⁰	Input <u>+</u>	CK+	10	-10		ns	
Propagatio	n Delay					r		
tско	Clock	Output	CK+		15	35	ns	
	Output Enable ¹³	Output-	OE-		20	40	ns	
toe	Output Disable ¹³	Output+	OE+		20	40	ns	
top	Preset	Output+	PR+		18	45	ns	
ter terr	Power-on preset ¹⁰	Output+	V _{CC} +		0	20	ns	
	of Operation							
	w/o C-array		1		1	10.5	MHz	
fmax f <u>max^C </u>	w/C-array ¹⁰					8.3	MH2	

1. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other conditions above those indicated in the operational and programming specification of the device is not implied.

All typical values are at V_{CC} = 5V, T_A = +25°C.

3. All voltage values are with respect to network ground terminal.

4. Test one at a time.

5. Measured with V_{IL} applied to \overline{OE} and a logic High stored, or with V_{IH} applied to PR.

measured with vit applied to OE and a logic high stored, or with ViH applied to PR.
 Measured with a programmed logic condition for which the output is at a Low logic level, and ViL applied to PR/OE Output sink current is supplied through a resistor to V_{CC}.
 Measured with ViH applied to PR/OE.
 Direction of about distributed extrement of extr

8. Duration of short circuit should not exceed 1 second.

9. I_{CC} is measured with the PR/OE input grounded, the outputs open.


10. Guaranteed, but not tested.

11. All typical values are at $V_{CC} = 5V$, $T_A = +25^{\circ}C$. 12. To prevent spurious clocking, clock rise time (10% - 90%) \leq 30ns.

13. Not testable on unprogrammed devices.

7110826 0085810 878 🔳

82S105 (PLS105)



1023


82S105 (PLS105)

TIMING DEFINITIONS

SYMBOL	PARAMETER
tскн	Width of input clock pulse.
^t cĸ∟	Interval between clock pulses.
t _{CKP1}	Operating period — when not using Complement Array.
t _{IS1}	Required delay between beginning of valid input and positive transition of Clock.
¹ СКР2	Operating period — when using Complement Array.
t _{IS2}	Required delay between beginning of valid Input and positive transition of Clock, when using optional Complement Array (two passes necessary through the AND Array).
tvs	Required delay between V_{CC} (after power-on) and negative transition of Clock preceding first reliable clock pulse.
t _{PRS}	Required delay between negative transition of Asynchronous Preset and negative transition of Clock preceding first reliable clock pulse.
цн	Required delay between positive transition of Clock and end of valid Input data.
tско	Delay between positive transition of Clock and when outputs become valid (with PR/OE Low).
t _{OE}	Delay between beginning of Output Enable Low and when Outputs become valid.
top	Delay between beginning of Output Enable High and when Outputs are in the Off-State.
ter	Delay between positive transition of Preset and when Outputs become valid at "1".
teer	Delay between V_{CC} (after power-on) and when Outputs become preset at "1".

SYMBOL	PARAMETER			
t _{PRH}	Width of preset input pulse.			
fMAX	Maximum clock frequency.			

LOGIC FUNCTION



VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that:

- PR/OE option is set to PR. Thus, all outputs will be at "1", as preset by initial power-up procedure.
- 2. All transition terms are disabled (0).
- 3. All S/R flip-flop inputs are disabled (0).
- The device can be clocked via a Test Array pre-programmed with a standard test pattern.


NOTE: The Test Array pattern must be deleted before incorporating a user program. This is accomplished automatically by any Philips qualified programming equipment.

TRUTH TABLE


V _{cc}	OPTION							
	PR	OE	lo	СК	S	R	Q _{P/F}	F
	Н		*	x	X	x	н	Гн
	l ï	1	+10V	х	х	х	Q _n	(Qp)n
	ί ĩ		×	х	x	x	Qn	(Q _F) _n
		н	*	x	x	x	Qn	HI-Z
+5V		Î Î	+10V	х	х	х	Qn	(Q _P) _n
101		Ĺ	X	х	х	х	Qn	(Q _F) _n
			<u> </u>	1	L	L	Qn	(Q _F) _n
		- -	x	↑	L	н	L L	L
		Ē	x	ſ	н	L	н	н
		Ĺ	x	Ť	н	н	IND.	IND.
<u>†</u>	×	x	X	X	x	X	н	
3 Î denotes tran	$\begin{split} S/R &= T_0 + T_1 + T_n \\ T_n &= C(I_0 I_1 I_2) \\ (Active-High) or Output \\ (active-High) or Output \\ (active-High) or Output \\ (active-High) \\ (active-Hi$	(PoP1 P5) it Enable (active-Low in level) are available, but no	t both The desired fu	nction is a user progr	ammable option		
X = Don't Care	∋(<u>≤</u> 55V)							

82S105 (PLS105)

TEST LOAD CIRCUITS



VOLTAGE WAVEFORMS




LOGIC PROGRAMMING

The FPLS can be programmed by means of Logic programming equipment.

With Logic programming, the AND/OR gate input connections necessary to implement the desired logic function are coded directly from the State Diagram using the Program Table on the following page.

In this table, the logic state or action of control variables C, I, P, N and F, associated with each Transition Term T_n is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:


PRESET/OE OPTION - (P/E)



PROGRAMMING THE 82S105:

The 82S105 has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (State and Output Register) at logic High (H). When programming the device it is important to realize this is the initial state of the device. You *must* provide a next state jump if you do not wish to use all Highs (H) as the present state.


"AND" ARRAY - (I), (P)




May 13, 1987 7110826 0085813 587 |

82S105 (PLS105)

"OR" ARRAY - (N), (F)



"COMPLEMENT" ARRAY - (C)




NOTES: 14. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates T_n. 15. Any gate T_n will be unconditionally inhibited if any one of its I or P link pairs are left intact. 16. To prevent simultaneous Set and Reset flip-flop commands, this state is not allowed for N and F link pairs coupled to active gates T_n (see flip-flop truth tables).

17. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates Tn.

7110826 0085814 413 📟

82S105 (PLS105)

FPLS PROGRAM TABLE



82S105 (PLS105)

TEST ARRAY

