Philips Semi and to strong the Logic Devices

捷多邦,专业PCB打样工厂,24小时Product specification

加急出货

Programmable logic sequencer $(16 \times 45 \times 12)$

PLS155

DESCRIPTION

The PLS155 is a 3-State output, registered logic element combining AND/OR gate arrays with clocked J-K flip-flops. These J-K flip-flops are dynamically convertible to D-type via a "fold-back" inverting buffer and control gate F_C. It features 4 registered I/O outputs (F) in conjunction with 8 bidirectional I/O lines (B). These yield variable I/O gate and register configurations via control gates (D, L) ranging from 16 inputs to 12 outputs.

The AND/OR arrays consist of 32 logic AND gates, 13 control AND gates, and 21 OR gates with fusible link connections for programming I/O polarity and direction. All AND gates are linked to 4 inputs (I), bidirectional I/O lines (B), internal flip-flop outputs (Q), and Complement Array output (C). The Complement Array consists of a NOR gate optionally linked to all AND gates for generating and propagating complementary AND terms.

On-chip T/C buffers couple either True (I, B, Q) or Complement (I, B, Q, C) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Any of the 32 AND gates can drive bidirectional I/O lines (B), whose output polarity is individually programmable through a set of Ex-OR gates for implementing AND-OR or AND-NOR logic functions. Similarly, any of the AND gates can drive the J-K inputs of all flip-flops. The Asynchronous Preset and Reset lines (P, R), are driven from the OR matrix.

All flip-flops are positive edge-triggered and can be used as input, output or I/O (for interfacing with a bidirectional data bus) in conjunction with load control gates (L), steering inputs (I), (B), (Q) and programmable output select lines (E).

The PLS155 is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

Order codes are listed below.


FEATURES

f_{MAX} = 14MHz – 18.2MHz clock rate


- Field-Programmable (Ni-Cr link)
- 4 dedicated inputs
- 13 control gates
- 32 AND gates
- 21 OR gates
- 45 product terms:
- 32 logic terms
- 13 control terms
- 8 bidirectional I/O lines
- 4 bidirectional registers
- J-K, T, or D-type flip-flops
- Asynchronous Preset/Reset
- Complement Array
- Active-High or -Low outputs
- Programmable OE control
- Positive edge-triggered clock
- Input loading: –100µA (max.)
- Power dissipation: 750mW (typ.)
- TTL compatible
- 3-State outputs

APPLICATIONS

- Random sequential logic
- Synchronous up/down counters
- Shift registers
- Bidirectional data buffers
- Timing function generators
- System controllers/synchronizers
- Priority encoder/registers



N = Plastic Dual In-Line Package (300mil-wide)




ORDERING INFOR

DESCRIPTION	ORDER CODE	DRAWING NUMBER
20-Pin Plastic Dual In-Line Package (300mil-wide)	PLS155N	0408D
20-Pin Plastic Leaded Chip Carrier	PLS155A	0400E



LOGIC DIAGRAM




PLS155

PLS155

Programmable logic sequencer $(16 \times 45 \times 12)$

FUNCTIONAL DIAGRAM



FLIP-FLOP TRUTH TABLE

OE	L	СК	Ρ	R	J	ĸ	Q	F
н								Hi-Z
L	х	х	н	L	х	х	н	L
L	х	х	L	н	х	х	L	н
L	L	î	Ł	L	L	L	Q	۵
L	L	Ť	L	Ļ	L	н	L	н
L	L	1	L	L	Н	L	н	L
L	L	Ť	L	L	Н	н	a	Q
н	н	Ť	L	Ļ	L	н	L	H•
н	н	Ť	L	L	н	L	н	L*
+10V	х	↑ -	Х	Х	L	н	L	H**
	х	Ť	х	х	н	L	н	L**


NOTES:

NOTES: 1. Positive Logic: $J - K = T_0 + T_1 + T_2 \dots T_{31}$ $T_n = C \cdot (I_0 \cdot I_1 + I_2 \dots) \cdot (Q_0 \cdot Q_1 \dots) \cdot (B_0 \cdot B_1 + \dots)$ 2. To denotes transition from Low to High level.

- I denotes transition from Low to Frigh level.
 X = Don't care
 * = Forced at Fn pin for loading the J-K flip-flop in the Input mode. The load control term, Ln must be enabled (HIGH) and the p-terms that are connected to the associated flip-flop must be forced LOW (disobled) during Drahad (disabled) during Preload.
- 5. At P = R = H, Q = H. The final state of Q
- depends on which is released first. ** = Forced at F_n pin to load J-K flip-flop independent of program code (Diagnostic 6. mode), 3-State B outputs.

PLS155

LOGIC FUNCTION



NOTE:

Similar logic functions are applicable for D and T mode flip-flops.

VIRGIN STATE

The factory shipped virgin device contains all fusible links intact, such that:

- 1. OE is always enabled.
- 2. Preset and Reset are always disabled.
- 3. All transition terms are disabled.
- 4. All flip-flops are in D-mode unless
- otherwise programmed to J-K only or J-K or D (controlled).
- 5. All B pins are inputs and all F pins are outputs unless otherwise programmed.

THERMAL RATINGS

TEMPERATU	RE
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

ABSOLUTE MAXIMUM RATINGS¹

		RAT				
SYMBOL	PARAMETER	Min	Max	UNIT		
V _{CC}	Supply voltage		+7	VDC		
V _{IN}	Input voltage		+5.5	V _{DC}		
VOUT	Output voltage		+5.5	VDC		
l _{iN}	Input currents	-30	+30	mA		
lout	Output currents		+100	mA		
Tamb	Operating temperature range	0	+75	°C		
T _{stg}	Storage temperature range	-65	+150	°C		

NOTES:

Stresses above those listed may cause malfunction or permanent damage to the device. This
is a stress rating only. Functional operation at these or any other condition above those
indicated in the operational and programming specification of the device is not implied.

Product specification

Programmable logic sequencer $(16 \times 45 \times 12)$

PLS155

DC ELECTRICAL CHARACTERISTICS

 $0^{\circ}\text{C} \leq \text{T}_{armb} \leq +75^{\circ}\text{C}, \ 4.75\text{V} \leq \text{V}_{CC} \leq 5.25\text{V}$

				LIMITS		UNIT	
SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP ¹	MAX		
Input volt	age ²	• • • • • • • • • • • • • • • • • • •					
VIH	High	V _{CC} = MAX	2.0			v	
VIL	Low	V _{CC} = MIN			0.8	v	
Vic	Clamp	$V_{CC} = MIN, i_{IN} = -12mA$		-0.8	-1.2	v	
Output vo	Itage ²	-					
		V _{CC} ≍ MIN					
Vон	High	I _{OH} = -2mA	2.4			v	
VOL	Low	i _{OL} = 10mA		0.35	0.5	v	
Input curr	ent ⁵						
		V _{CC} = MAX					
I _{IH}	High	V _{IN} = 5.5V		<1	80	μA	
I _{IL}	Low	V _{IN} = 0.45V		-10	-100	μA	
Output cu	rrent						
		V _{CC} = MAX		1			
IO(OFF)	Hi-Z state ^{5, 6}	V _{OUT} = 5.5V		1	80	μA	
		V _{OUT} = 0.45V		1	-140	μA	
los	Short circuit ^{3, 7}	V _{OUT} = 0V	-15		-70	mA	
lcc	V _{CC} supply current ⁴	V _{CC} = MAX	1	150	190	mA	
Capacitar	ce	· · · · · · · · · · · · · · · · · · ·	•	-			
		V _{CC} = 5.0V					
CIN	Input	V _{IN} = 2.0V		8		pF	
COUT	Output	V _{OUT} = 2.0V		15		pF	

NOTES:

1. All typical values are at $V_{CC} = 5V$, $T_{arrb} = +25^{\circ}C$. 2. All voltage values are with respect to network ground terminal. 3. Test one at a time.

loc is measured with the OE input grounded, all other inputs at 4.5V and the outputs open.
 Leakage values are a combination of input and output leakage.
 Measured with V_H applied to OE.
 Duration of short circuit should not exceed 1 second.

PLS155

AC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \leq T_{arrb} \leq +75^{\circ}C, \ 4.75V \leq V_{CC} \leq 5.25V, \ R_{1} = 470\Omega, \ R_{2} = 1k\Omega$

			{			LIMITS			
SYMBOL PARAMETER		FROM	то	TEST CONDITION	MIN	TYP ¹	MAX		
Pulse wid	th						.	4	
¹ СКН	Clock ² High	CK +	CK-	C _L = 30pF	25	20		ns	
t _{CKL}	Clock Low	CK -	CK +	C _L = 30pF	30	20		ns	
^t CKP	Period	CK+	CK+	C _L = 30pF	70	50		ns	
t _{PRH}	Preset/Reset pulse	(I,B) -	(I,B) +	C _L = 30pF	40	30		ns	
Setup time	e ⁵					· ·		L	
t _{IS1}	Input	(I,B) ±	CK+	C ₁ = 30pF	40	30		ns	
t _{IS2}	Input (through F _n)	F±	CK+	C _L = 30pF	20	10		ns	
t _{IS3}	Input (through Complement Array) ⁴	(I,B) ±	СК +	C _L = 30pF	65	40		ns	
Hold time									
t _{IH1}	Input	(I,P) :±	CK+	C _L = 30pF	0	-10		ns	
t _{IH2}	Input	F±	CK +	$C_1 = 30 pF$	15	10		ns	
Propagati	on delays					L			
tско	Clock	CK +	F±	C _L = 30pF		25	30	ns	
t _{OE1}	Output enable ³	DE -	F-	C _L = 30pF		20	30	ns	
t _{OD1}	Output disable ³	OE +	F+	$C_1 = 5pF$		20	30	ns	
t _{PD}	Output	(I,B) ±	В±	C _L = 30pF		40	50	ns	
t _{OE2}	Output enable ³	(I,B) +	B±	C _L = 30pF		35	55	ns	
toD2	Output disable ³	(I,B) –	B +	C _L = 5pF		30	35	ns	
t _{PRO}	Preset/Reset	(I,B) +	F±	C ₁ = 30pF		50	55	ns	


NOTES:

1. All typical values are at $V_{CC} = 5V$, $T_{amb} = +25^{\circ}C$.


1. All typical values are at $v_{CC} = v_{V, t_{amb}} = \tau_{EO} = v_{O}$. 2. To prevent spurious clocking, clock rise time (10% - 90%) \leq 10ns. 3. For 3-State output; output enable times are tested with C_{L} = 30pF to the 1.5V level, and S_{1} is open for high-impedance to High tests and 5. For 3-State output; output enable times are tested with C_{L} = 30pF to the 1.5V level, and S_{1} is open for high-impedance to High tests and 5. For 3-State output; output enable times are tested with C_{L} = 30pF to the 1.5V level, and S_{1} is open for high-impedance to High tests and 5. For 3-State output; output enable times are tested with C_{L} = 30pF to the 1.5V level, and S_{1} is open for high-impedance to High tests and 5. For 3-State output; output enable times are tested with C_{L} = 30pF to the 1.5V level, and S_{1} is open for high-impedance to High tests and 5. For 3-State output; output enable times are tested with C_{L} = 30pF to the 1.5V level, and S_{1} is open for high-impedance to High tests and 5. For 3-State output; output enable times are tested with C_{L} = 30pF to the 1.5V level, and S_{1} is open for high-impedance to High tests and 5. For 3-State output; output enable times are tested with C_{L} = 30pF to the 1.5V level, and S_{1} is open for high-impedance test ere made to an output enable time of the 1.5V level is a state output; output enable time of the 1.5V level is a state output; output enable time of the 1.5V level is a state output; output enable time of the 1.5V level is a state output; output enable time of the 1.5V level is a state output; output enable time of the 1.5V level is a state output; output enable time output; output enable time output enable time output; output enable time output enable t closed for high-impedance to Low tests. Output disable times are tested with CL = 5pF. High-to-High impedance tests are made to an output voltage of $V_T = (V_{OH} - 0.5V)$ with S₁ open, and Low-to-High impedance tests are made to the $V_T = (V_{OH} - 0.5V)$ level with S₁ closed. When using the Complement Array $t_{CKP} = 95$ ns (min). 4.

5. Limits are guaranteed with 12 product terms maximum connected to each sum term line. 6. For test circuits, waveforms and timing diagrams see the following pages.

VOLTAGE WAVEFORMS




TEST LOAD CIRCUIT



PLS155

Product specification

TIMING DIAGRAMS




TIMING DEFINITIONS

SYMBOL	PARAMETER
і скн	Width of input clock pulse.
^t CKL	Interval between clock pulses.
[‡] СКР	Clock period.
terн	Width of preset input pulse.
t _{IS1}	Required delay between beginning of valid input and positive transition of clock.
t _{IS2}	Required delay between beginning of valid input forced at flip-flop output pins, and positive transition of clock.
t _{iH1}	Required delay between positive transition of clock and end of valid input data.
t _{IH2}	Required delay between positive transition of clock and end of valid input data forced at flip-flop output pins.
^t ско	Delay between positive transition of clock and when outputs become valid (with OE Low).
t _{OE1}	Delay between beginning of Output Enable Low and when outputs become valid.
t _{OD1}	Delay between beginning of Output Enable High and when outputs are in the OFF-State.
t _{PD}	Propagation delay between combinational inputs and outputs.
t _{OE2}	Delay between predefined Output Enable High, and when combinational outputs become valid.
t _{OD2}	Delay between predefined Output Enable Low and when combinational outputs are in the OFF-State.
ФВО	Delay between positive transition of predefined Preset/Reset input, and when flip-flop outputs become valid.

•

PLS155

TIMING DIAGRAMS (Continued)



Product specification

PLS155

LOGIC PROGRAMMING


The PLS155 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Philips' Semiconductors SNAP, Data I/O Corporation's ABEL™ and Logical Devices Inc.'s CUPL™ design software packages.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format. PLS155 logic designs can also be generated using the program table entry format detailed on the following pages. This program table entry format is supported by the Philips Semiconductors SNAP PLD design software package only.


To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.

PROGRAMMING AND SOFTWARE SUPPORT


Refer to Section 9 (Development Software) and Section 10 (Third-party Programmer/ Software Support) of this data handbook for additional information.



"COMPLEMENT" ARRAY - (C)



"OR" ARRAY - (F-F CONTROL MODE)



Notes on following page.


Product specification

```
Programmable logic sequencer
(16 \times 45 \times 12)
```


PLS155

R


"OR" ARRAY - (Q_n = D-<u>Type</u>)




"OR" ARRAY - (Q_n = J-K Type)



"OR" ARRAY – (S or B), (P), (R)





"OE" ARRAY - (E)

ACTION CODE	ACTION CODE	ACTION CODE	ACTION CODE
IDLE ^{1, 4} O	CONTROL A	ENABLE ⁴ •	DISABLE -

NOTES:

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates.

Any gate (T, F_c, L, P, R, D)_n will be unconditionally inhibited if both of the I, B, or Q links are left intact. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates T_n, F_C. 2. З.

E_n = O and E_n = • are logically equivalent states, since both cause F_n outputs to be unconditionally enabled.
 These states are not allowed for control gates (L, P, R, D)_n due to their lack of "OR" array links.

Product specification

Programmable logic sequencer $(16 \times 45 \times 12)$

PROGRAM TABLE

	Jani	AND	ADL			oł									-ON	TPO	4	-					TES														
				- _ -																	1. The device is shipped with all links intact. Thus a back- ground of entries corresponding to states of virgin links																
INA	CTIVE	ОН			ACTIVE	5		P, R, B (Q = D)	(0)		K Kor		•	F/F	: DDE	C			Τ.							tries co table, s							gin l	inks			
1, 8		Ťť	I, B(I Q(P)	" L		-		(,	` !		ntrol		^	MC	JUE			TRO				2.	Pro	gran	ւ սու	sed C,	I, B,	and	QЬ	its in	the	AND) arr:	ay as	s (-)	.	
	N'T CAR		1	ł					- 1	<u> </u>							NAE		Ť.	E	А, В		Pro	gram	1 UNL	used Q, plicable	B, P	, and	Rь	its in	the	OR	array	y as	()		
			_	i_					i								ISA] -		í	З.	Unu	n, a Jsed	Terr	ns can i	Dale	ft bla	ınk.								
	CTIVE	10			TOGGLE		0		i		GH		н	(PC	DL)						f	4.	Q (P)ar	dQ	(N) are	resp	octiv	vely	the p	rese	ent a	nd n	ext s	state	s	
	DPAGA				SET	-	н	(Q = J	(K)	LC	WC		L		,			_			-	—		lip-flc		4. 			<u> </u>								
	NSPARE		1		RESET HOLD				- 1									\vdash	-/ - %	HODE		H	EB	1 6	A				⊢	—	<u>ا</u>	POL	AHUI	.¥	_	_	
Ē			<u> </u>				÷													Ļ	_																
	1	1	1	1	Ē		-			-			ND					_								_	-		OR							_	
18					Ř	c				+-			_	(1)					Q	_	_		_	(N)		P	L	R				B(_				
Ē				1		+-	3	2 1	0	17	6	5	4	3	2	1	0	3	2	1	0	3	2	1	0	BA	в	•	7	6	5	4	3	2	1	0	
۱ <u>۳</u>					•	+			-	-	_											-	<u> </u>			_		L	ļ	\square		Li		\rightarrow			
Ξ					1	-			-				<u> </u>	_														 	L			l-i		\rightarrow	\rightarrow		
S					2					-	-										_	-	 				-			\square		Li				-	
≿					3	+			-	+	-		 							\vdash		\vdash	1			\vdash	1	<u> </u>	_	\vdash	\square	\square		$ \rightarrow$	\dashv		
					4	+		\vdash	+	+	-		 -		L					\vdash		\vdash	1			\vdash	1	1		\square	⊢₋┥	ĻЦ		$ \rightarrow$	\rightarrow		
		*			5	+		┝──┠─	-	+			<u> </u>	1	Ļ					\square			1				1-	 	_	\square	⊢			$ \square$	$ \rightarrow$		
🗔		R				6	1	+		+	+	ļ	ļ			L					\square							_	 	L	ļ				$ \rightarrow $		
THIS PORTION TO BE COMPLETED BY SIGNETICS		CUSTOMER SYMBOLIZED PART			7	+				+	Ł		L	-	L					\square			1				1	1	1								
N N		ā				8	+		\square		+	<u> </u>		<u> </u>					L		┝─┤	_		 	 			⊢	<u> </u>	⊢			Li		$ \rightarrow$		
18		E			9	+				+	L		L	L	-					\square			1				1	L	I			Li					
μ		12			10	+					-				<u> </u>				L					Į.,					L				·				
0		ō			11	1																-															
12		BM	_		12	1_			_															i													
z		Σ	Ш		13	_									1																					1	
<u> </u>		ŝ	DATE RECEIVED	6	14				_	1_																											
	4	Ξ	ö	COMMENTS	15	1	1_			⊢																			L			Li		\square			
Ιō	CF (XXXX)	ž	Ë	ŵ	16				_	1_																											
	Ž	Ĕ	ш	Σ	17						L																										
₩	Ĕ	ŝ	A	5	18	1																															
ΙĒ.	ΰ	õ	õ	õ	19	-															_																
					20																								<u> </u>								
					21																																
					22																																
					23																											Ĺ					
					24																																
				DATE	25	1_						1																	L								
1				۵ ۵	26																																
					27																	L	L				L		L								
					28																		Ē					\Box									
1				_	29						L									LT		[E				Γ	Γ	Ľ								
1				REV	30																																
			6	œ	31						L																										
			Ĕ		Fc																			-					Y	T	Ψ	Y	T	Y	T	T	
			TOTAL NUMBER OF PARTS		LB				Γ												Ð		1														
	*	#	۵		LA																Ď																
Ιw	Ш	끈	Р	- 744 11	D7					1	L										Ď								i								
N S	ã	ž	ñ	Ĩ	D6		[]		T	Γ		Ĺ									Ð												1				
۱2	Б Н	ш	Ш	AB	D5				T			-									5														-		
6	ш	5	ž	E	D4		Γ			1											-5																
Ψ	NS	ŭ	Ę	N	D3	1					1	ŀ									-5												_				
15	Ĥ	E	~	E.	D2	1			1	T											5																
CUSTOMER NAME	PURCHASE ORDER #	SIGNETICS DEVICE #	Ā	PROGRAM TABLE #	D1	1			1	1										\square	-6																
I S	Ľ	Q	5	Ř	DO	1			1	1	1									\square	-6																
10	٩	S	F	۵.	PII	v.	5	4 3	3 2	19	18	13	12	9	8	7	6	17	16	15	14																
					· · · ·			<u> </u>	- L.	1.0						<u> </u>	ت																			_	

.

PLS155

SNAP RESOURCE SUMMARY DESIGNATIONS

