Monolithic Peak Detector with Reset-and-Hold Mode

PKD-01

FEATURES

- Monolithic Design for Reliability and Low Cost
 High Siew Rate ... 0.5V/μs
 Low Droop Rate
 Τ_A = 25° C ... 0.1mV/ms
 Τ_A = 125° C ... 10mV/ms
 Low Zero-Scale Error ... 4mV
- Digitally Selected Hold and Reset Modes
- Reset to Positive or Negative Voltage Levels
- Logic Signals TTL and CMOS Compatible
- Uncommitted Comparator on Chip
- Available in Die Form

ORDERING INFORMATION

25° C	PACK	PACKAGE				
V _{ZS} (mV)	14-PIN DUAL-IN-I HERMETIC*	INE PACKAGE PLASTIC	OPERATING TEMPERATURE RANGE			
4	PKD01AY*		MIL			
4	PKD01EY		IND			
7	PKD01FY		IND			
4	_	PKD01EP	СОМ			
7		PKD01FP	COM			

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- † Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

GENERAL DESCRIPTION

df.dzsc.com

The PKD-01 tracks an analog input signal until a maximum amplitude is reached. The maximum value is then retained as a peak voltage on a hold capacitor. Being a monolithic circuit, the PKD-01 offers significant performance and package density advantages over hybrid modules and discrete designs without sacrificing system versatility. The matching characteristics attained in a monolithic circuit provide inherent advantages when charge injection and droop rate error reduction are primary goals.


Innovative design techniques maximize the advantages of monolithic technology. Transconductance (g_m) amplifiers were chosen over conventional voltage amplifier circuit building blocks. The " g_m " amplifiers simplify internal frequency compensation, minimize acquisition time and maximize circuit accuracy. Their outputs are easily switched by low glitch current steering circuits. The steered outputs are clamped to reduce charge injection errors upon entering the hold mode or exiting the reset mode. The inherently low zero-scale error is reduced further by active "Zener-Zap" trimming to optimize overall accuracy.

The output buffer amplifier features an FET input stage to reduce droop rate error during lengthy peak hold periods. A best current cancellation circuit minimizes droop error at high ambient temperatures.


Through the DET control pin, new peaks may either be detected or ignored. Detected peaks are presented as positive output levels. Positive or negative peaks may be detected without additional active circuits since amplifier A can operate as an inverting or noninverting gain stage.

An uncommitted comparator provides many application options. Status indication and logic shaping/shifting are typical examples.

PIN CONNECTIONS



FUNCTIONAL DIAGRAM



7

ABSOLUTE MAXIMUM RATINGS (Note 1)
Supply Voltage ±18V
Input Voltage Equal to Supply Voltage
Logic and Logic Ground
Voltage Equal to Supply Voltage
Output Short-Circuit Duration Indefinite
Amplifier A or B Differential Input Voltage ±24V
Comparator Differential Input Voltage ±24V
Comparator Output Voltage
Equal to Positive Supply Voltage
Hold Capacitor Short-Circuit Duration Indefinite
Lead Temperature (Soldering, 60 sec) 300°C
Storage Temperature Range
PKD-01AY, PKD-01EY, PKD-01FY65°C to +150°C
PKD-01EP, PKD-01FP65°C to +125°C

Operating Temperature	EE00	. 125°C			
PKD-01AYPKD-01F	 /	55°C to +125°C			
PKD-01EP, PKD-01FF	·	0°C to +70°0			
	0500	1- 1EOOC			
Junction Temperature		65-C	10 + 150 C		
PACKAGE TYPE	θ _{jA} (Note 2)	-65°C Θ _{IC}	UNITS		

NOTES:

- 1. Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
- 2. Θ_{iA} is specified for worst case mounting conditions, i.e., Θ_{iA} is specified for device in socket for CerDIP and P-DIP packages.

ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$, $C_H = 1000 pF$, $T_A = 25 ^{\circ}C$.

				PKD-01A/E		PKD-01F				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
"g _m " AMPLIFIERS A, B										
Zero-Scale Error	Vzs			2	4		3	7	mV	
Input Offset Voltage	Vos			2	3		3	6	mV	
Input Bias Current	I _B			80	150		80	250	nA	
Input Offset Current	Ios			20	40		20	75	n A	
Voltage Gain	Av	$R_L = 10k\Omega, V_O = \pm 10V$	18	25	_	10	25		V/mV	
Open-Loop Bandwidth	BW	A _V = 1	_	0.4		_	0.4	_	MHz	
Common-Mode Rejection Ratio	CMRR	-10V ≤ V _{CM} ≤ +10V	80	90	_	74	90		dB	
Power Supply Rejection Ratio	PSRR	$\pm 9V \le V_S \le \pm 18V$	86	96	_	76	96	_	dE	
Input Voltage Range	V _{CM}	(Note 1)	± 10	± 11		± 10	± 11	-		
Slew Rate	SR			0.5		-	0.5	_	V/μ\$	
Feedthrough Error		$\Delta V_{IN} = 20V$, DET = 1, RST = 0, (Note 1)	66	80		66	80	_	dE	
Acquisition Time to 0.1% Accuracy	taq	20V Step, A _{VCL} = +1, (Note 1)	_	41	70		41	70	μ!	
Acquisition Time to 0.01% Accuracy	taq	20V Step, A _{VCL} = +1, (Note 1)	_	45		_	45		μ	
COMPARATOR										
Input Offset Voltage	Vos			0.5	1.5		1	3	m)	
Input Bias Current	В			700	1000		700	1000	n/	
Input Offset Current	los			75	300		75	300	n/	
Voltage Gain	Av	2kΩ Pull-up Resistor to 5V	5	7.5	_	3.5	7.5		V/m\	
Common-Mode Rejection Ratio	CMRR	-10V ≤ V _{CM} ≤ +10V	82	106	_	82	106	_	dE	
Power Supply Rejection Ratio	PSRR	±9V ≤ V _S ≤ ±18V	76	90		76	90	_	dE	
Input Voltage Range	V _{CM}	(Note 1)	±11.5	±12.5	_	±11.5	± 12.5	-	١	

NOTES:

- 1. Guaranteed by design.
- 2. Due to limited production test times, the droop current corresponds to junction temperature (T_i) . The droop current vs. time (after power-on) curve clarifies this point. Since most devices (in use) are on for more than 1 second, PMI specifies droop rate for ambient temperature $(T_{\boldsymbol{A}})$ also. The
- warmed-up $(T_{\mbox{\scriptsize A}})$ droop current specification is correlated to the junction temperature (T_i) value. PMI has a droop current cancellation circuit which minimizes droop current at high temperature. Ambient $(\mathsf{T}_{\!\mathsf{A}})$ temperature specifications are not subject to production testing. 3. $\overline{DET} = 1$, RST = 0.

ELECTRICAL CHARACTERISTICS at $V_S = \pm 15 V$, $C_H = 1000 pF$, $T_A = 25 ^{\circ}C$. (Continued)

_			P	KD-01/	4/E		PKD-0	IF	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Low Output Voltage	VOL	I _{SINK} ≤ 5mA, Logic GND = 0V	-0.2	0.15	0.4	-0.2	0.15	0.4	v
"OFF" Output Leakage Current	IL	V _{OUT} = 5V		25	80	_	25	80	μΑ
Output Short- Circuit Current	I _{sc}	V _{OUT} = 5V	7	12	45	7	12	45	mA
Response Time	5mV Overdrive, (Note 3) 2kΩ Pull-up Resistor to 5V		_	150	_	_	150	_	ns
DIGITAL INPUTS-RST, DET	(See Note 3)							
Logic "1" Input Voltage	V _H		2		-	2			
Logic "0" Input Voltage	V _L		_		0.8			0.8	
Logic "1" Input Current	I _{INH}	V _H = 3.5V		0.02	1		0.02	1	Αμ
Logic "0" Input Current	INL	V _L = 0.4V		1.6	10		1.6	10	μΑ
MISCELLANEOUS									
Droop Rate	V _{DR}	$T_j = 25^{\circ}C$, $T_A = 25^{\circ}C$ (See Note 2)	_	0.01	0.07 0.15		0.01	0.1 0.20	mV/ms
Output Voltage Swing: Amplifier C	V _{OP}	DET = 1 R _L = 2.5k	±11.5	± 12.5	_	±11	±12	_	v
Short-Circuit Current: Amplifier C	Isc		7	15	40	7	15	40	mA
Switch Aperture Time	tap			75		_	75		ns
Switch Switching Time	ts		_	50			50		ns
Slew Rate: Amplifier C	SR	R _L = 2.5k		2.5			2.5		V/µ8
Power Supply Current	Isy	No Load		5	7		6	9	mA

ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$, $C_H = 1000pF$, $-55^{\circ}C \le T_A \le +125^{\circ}C$ for PKD-01AY, $-25^{\circ}C \le T_A \le +85^{\circ}C$ for PKD-01EY, PKD-01FY and $0^{\circ}C \le T_A \le +70^{\circ}C$ for PKD-01EP, PKD-01FP.

			P	KD-01.	A/E	F	KD-01	F	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
"g _m " AMPLIFIERS A, B									
Zero-Scale Error	v_{zs}			4	7		6	12	mV
Input Offset Voltage	Vos			3	6		5	10	mV
Average Input Offset Drift	TCV _{OS}	(Note 1)	_	-9	-24		-9	-24	μV/°C
Input Bias Current	I _B		_	160	250		160	500	пA
Input Offset Current	los			30	100		30	150	пА
Voltage Gain	A _V	$R_L = 10k\Omega$, $V_O = \pm 10V$	7.5	9	_	5	9		V/mV
Common-Mode Rejection Ratio	CMRR	$-10V \le V_{CM} \le +10V$	74	82	_	72	80		₫₿
Power Supply Rejection Ratio	PSRR	±9V ≤ V _S ≤ ± 18V	80	90		70	90		dB
Input Voltage Range	V _{CM}	(Note 1)	±10	± 11		± 10	± 11	_	v
Slew Rate	SR			0.4			0.4		
Acquisition Time to 0.1% Accuracy	taq	20V Step, A _{VCL} = +1, (Note 1)		60			60		μs
COMPARATOR						······			
Input Offset Voltage	Vos			2	2.5		2	5	mV
Average Input Offset Drift	TCV _{OS}	(Note 1)		-4	-6	_	-4	-6	μV/°C
Input Bias Current	1 _B			1000	2000	_	1100	2000	nA

PKD-01

ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$, $C_H = 1000 pF$, $-55^{\circ}C \le T_A \le +125^{\circ}C$ for PKD-01AY, $-25^{\circ}C \le T_A \le +85^{\circ}C$ for PKD-01EY, PKD-01FY and $0^{\circ}C \le T_A \le +70^{\circ}C$ for PKD-01EP, PKD-01FP. *Continued*

			PI	KD-01/	A/E		PKD-0	ıF	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Current	tos	***		100	600	_	100	600	nA
Voltage Gain	Av	2kΩ Pull-up Resistor to 5V	4	6.5	_	2.5	6.5	_	V/mV
Common-Mode Rejection Ratio	CMRR	-10V ≤ V _{CM} ≤ +10V	80	100	_	80	92		dB
Power Supply Rejection Ratio	PSRR	±9V ≤ V _S ≤ ±18V	72	82	_	72	86	_	dB
Input Voltage Range	V _{CM}	(Note 1)	± 11	_	_	± 11	_	_	V
Low Output Voltage	VoL	I _{SINK} ≤ 5mA, Logic GND = 0V	-0.2	0.15	0.4	-0.2	0.15	0.4	٧
"OFF" Output Leakage Current	i _L	V _{OUT} = 5V	_	25	100	-	100	180	μΑ
Output Short- Circuit Current	¹sc	V _{OUT} = 5V	6	10	45	6	10	45	mA
Response Time	ts	5mV Overdrive, 2kΩ Pull-up Resistor to 5V		200	_	_	200	-	ns
DIGITAL INPUTS-RST, DE	T (See Note 3	()							
Logic "1" Input Voltage	V _H		2	_		2	_		V
Logic "0" Input Voltage	V _L		-	_	0.8		_	0.8	V
Logic "1" Input Current	I _{INH}	V _H = 3.5V	_	0.02	1	_	0.02	1	μΑ
Logic "0" Input Current	I _{INL}	V _L = 0.4V	_	2.5	15	_	2.5	15	μА
MISCELLANEOUS									
Droop Rate	V _{DR}	T_j = Max. Operating Temp T_A = Max. Operating Temp. DET = 1, (Note 2)	_	1.2 2.4	10 20	_	3 6	15 20	mV/ms
Output Voltage Swing: Amplifier C	V _{OP}	R _L = 2.5k	± 11	± 12	-	±10.5	± 12	-	v
Short-Circuit Current: Amplifier C	sc		6	12	40	6	12	40	mA
Switch Aperture Time	t _{ap}		_	75	-		75		ns
Slew Rate: Amplifier C	SR	R _L = 2.5k		2	_		2	_	V/µs
Power Supply Current	I _{SY}	No Load	_	5.5	8	_	6.5	10	mA


NOTES:

- 1. Guaranteed by design.
- 2. Due to limited production test times, the droop current corresponds to junction temperature (T_i) . The droop current vs. time (after power-on) curve clarifies this point. Since most devices (in use) are on for more than 1 second, PMI specifies droop rate for ambient temperature $\langle T_A \rangle$ also. The warmed-up (TA) droop current specification is correlated to the junction temperature (T_j) value. PMI has a droop current cancellation circuit which minimizes droop current at high temperature. Ambient (TA) temperature specifications are not subject to production testing.

 3. DET = 1, RST = 0.

7

DICE CHARACTERISTICS



- 1. RST (RESET CONTROL)
- 2. V+
- 3. OUTPUT
- 4. CH (HOLD CAPACITOR)
- 5. INVERTING INPUT (A)
 6. NONINVERTING INPUT (A)
- 7 V-
- 8. NONINVERTING INPUT (B)
- 9. INVERTING INPUT (B)
- 10. COMPARATOR NONINVERTING INPUT
- 11. COMPARATOR INVERTING INPUT
- 12. COMPARATOR OUTPUT
- 13. LOGIC GROUND
- 14. DET (PEAK DETECT CONTROL)
 - A,B (A) NULL
 - C,D (B) NULL

DIE SIZE 0.101 \times 0.091 inch, 9191 sq. mils (2.565 \times 2.311mm, 5.93 sq mm)

WAFER TEST LIMITS at $V_S = \pm 15 V$, $C_H = 1000 pF$, $T_A = 25 ^{\circ} C$.

PARAMETER	SYMBOL	CONDITIONS	PKD-01N LIMIT	UNITS
"g _m " AMPLIFIERS A, B	-			
Zero-Scale Error	V _{ZS}		7	mV MAX
Input Offset Voltage	Vos		6	mV MAX
Input Bias Current	I _B		250	nA MAX
Input Offset Current	Ios		75	nA MAX
Voltage Gain	A _V	$R_L = 10k\Omega$, $V_O = \pm 10V$	10	V/mV MIN
Common-Mode Rejection Ratio	CMRR	$-10V \le V_{CM} \le +10V$	74	dB MIN
Power Supply Rejection Ratio	PSRR	±9V ≤ V _S ≤ ±18V	76	dB MIN
Input Voltage Range	V _{CM}	(Note 1)	± 11.5	V MIN
Feedthrough Error		ΔV _{IN} = 20V, DET = 1, RST = 0, (Note 1)	66	dB MIN
COMPARATOR				
Input Offset Voltage	Vos		3	mV MAX
Input Bias Current	I _B		1000	nA MAX
Input Offset Current	los		300	nA MAX
Voltage Gain	A _V	2kΩ Pull-up Resistor to 5V, (Note 1)	3.5	V/mV MIN
Common-Mode Rejection Ratio	CMRR	-10V ≤ V _{CM} ≤ +10V	82	dB MIN
Power Supply Rejection Ratio	PSRR	±9V ≤ V _S ≤ ±18V	76	dB MIN
Input Voltage Range	V _{CM}	(Note 1)	± 11.5	V MIN
Low Output Voltage	V _{OL}	I _{SINK} ≤ 5mA, Logic GND = 5V	0.4 -0.2	V MAX V MIN
"OFF" Output Leakage Current	ار	V _{OUT} = 5V 80		μΑ ΜΑΧ
Output Short- Circuit Current	I _{SC}	V _{OUT} = 5V	45 7	mA MAX mA MIN

NOTES:

- 1. Guaranteed by design.
- Due to limited production test times, the droop current corresponds to junction temperature (Tj). The droop current vs. time (after power-on) curve clarifies this point. Since most devices (in use) are on for more than 1 second. PMI specifies droop rate for ambient temperature (T_A) also. The
- warmed-up (T_A) droop current specification is correlated to the junction temperature (T_j) value. PMI has a droop current cancellation circuit which minimizes droop current at high temperature. Ambient (T_A) temperature specifications are not subject to production testing.
- 3. DET = 1, RST = 0.

WAFER TEST LIMITS at $V_S = \pm 15V$, $C_H = 1000 pF$, $T_A = 25^{\circ} C$. (Continued)

PARAMETER	SYMBOL	CONDITIONS	PKD-01N LIMIT	UNITS
DIGITAL INPUTS-RST, DET (See	Note 3)			
Logic "1" Input Voltage	V _H		2	V MIN
Logic "0" Input Voltage	V _L		0.8	V MAX
Logic "1" Input Current	I _{INH}	V _H = 3.5V	1	MAX مبر
Logic "0" Input Current	I _{INL}	V _L = 0.4V	10	μΑ MAX
MISCELLANEOUS				
Droop Rate	V _{DR}	T _j = 25°C, (See Note 2) T _A = 25°C	0.1 0.20	mV/ms MAX mV/ms MAX
Output Voltage Swing: Amplifier C	V _{OP}	R _L = 2.5k	±11	V MIN
Short-Circuit Current: Amplifier C	I _{SC}		40 7	mA MAX mA MIN
Power Supply Current	Isy	No Load	9	mA MAX

NOTES:

- 1. Guaranteed by design.
- Due to limited production test times, the droop current corresponds to junction temperature (Tj). The droop current vs. time (after power-on) curve clarifies this point. Since most devices (in use) are on for more than

1 second, PMI specifies droop rate for ambient temperature (T_A) also. The warmed-up (T_A) droop current specification is correlated to the junction temperature (T_I) value. PMI has a droop current cancellation circuit which minimizes droop current at high temperatures. Ambient (T_A) temperature specifications are not subject to production testing.

3. DET = 1, RST = 0.


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

TYPICAL ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$, $C_H = 1000 pF$, and $T_A = 25^{\circ} C$, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	PKD-01N TYPICAL	UNITS
"g _m " AMPLIFIERS A, B				
Siew Rate	SR		0.5	V/μs
Acquisition Time	t _a	0.1% Accuracy, 20V step, A _{VCL} = 1, (Note 1)	41	μ8
Acquisition Time	ta	0.01% Accuracy, 20V step, A _{VCL} = 1, (Note 1)	45	μ8
COMPARATOR				
Response Time		5mV Overdrive, 2kΩ Pull-up Resistor to +5V	150	ns
MISCELLANEOUS				
Switch Aperature Time	tap		75	ns
Switching Time	t _S		50	ns
Buffer Siew Rate	SR	R _L = 2.5kΩ	2.5	V/µ8

7

TYPICAL PERFORMANCE CHARACTERISTICS





9


12


SUPPLY VOLTAGE +V AND -V (VOLTS)


A AND B INPUT RANGE













AMPLIFIER B CHARGE INJECTION


AMPLIFIER A CHARGE INJECTION ERROR vs INPUT VOLTAGE AND TEMPERATURE




OUTPUT VOLTAGE SWING vs SUPPLY VOLTAGE (DUAL SUPPLY OPERATION)




TYPICAL PERFORMANCE CHARACTERISTICS







PKD-01 SETTLING RESPONSE




PKD-01 SETTLING RESPONSE




LARGE-SIGNAL




LARGE-SIGNAL NONINVERTING RESPONSE




SETTLING TIME FOR -10V TO 0V STEP INPUT





SETTLING TIME FOR + 10V TO 0V STEP INPUT





TYPICAL PERFORMANCE CHARACTERISTICS

























ACQUISITION OF

TYPICAL PERFORMANCE CHARACTERISTICS







COMPARATOR OUTPUT RESPONSE TIME $(2k\Omega \ PULL-UP \ RESISTOR, \ T_A = +25^{\circ}C)$




INPUT LOGIC RANGE vs SUPPLY VOLTAGE




INPUT RANGE OF LOGIC GROUND VS SUPPLY VOLTAGE




LOGIC INPUT CURRENT VS LOGIC INPUT VOLTAGE



SUPPLY CURRENT VS SUPPLY VOLTAGE




HOLD MODE POWER SUPPLY REJECTION vs FREQUENCY




TYPICAL PERFORMANCE CHARACTERISTICS


COMPARATOR INPUT BIAS CURRENT VS DIFFERENTIAL INPUT VOLTAGE




COMPARATOR OFFSET VOLTAGE vs TEMPERATURE




COMPARATOR IOS vs TEMPERATURE




COMPARATOR IB




OUTPUT SWING OF COMPARATOR VS




COMPARATOR RESPONSE TIME vs TEMPERATURE




COMPARATOR TRANSFER CHARACTERISTIC



COMPARATOR OUTPUT VOLTAGE VS OUTPUT CURRENT AND **TEMPERATURE**



COMPARATOR RESPONSE TIME vs TEMPERATURE



THEORY OF OPERATION

The typical peak detector uses voltage amplifiers and a diode or an emitter follower to charge the hold capacitor, C_{H_1} unidirectionally (Figure 1). The output impedance of A plus D_1 's dynamic impedance, r_d , make up the resistance which determines the feedback loop pole. The dynamic impedance

is
$$r_d = \frac{kT}{qI_d}$$
. I_d is the capacitor charging current.

The pole moves toward the origin of the S plane as I_d goes to zero. The pole movement in itself will not significantly lengthen the acquisition time since the pole is enclosed in the system feedback loop.

When the moving pole is considered with the typical frequency compensation of voltage amplifiers there is however, a loop stability problem. The necessary compensation can increase the required acquisition time. PMI's approach replaces the input voltage amplifier with a transconductance amplifier; Figure 2.

The PKD-01 transfer function can be reduced to:

$$\frac{V_{OUT}}{V_{IN}} = \frac{1}{1 + \frac{sC_H}{g_m} + \frac{1}{g_m R_{OUT}}} \approx \frac{1}{1 + \frac{sC_H}{g_m}}$$

Where: $g_m \approx 1 \mu A/mV$, $R_{OUT} \approx 20 M \Omega$.

The diode in series with A's output (Figure 2) has no effect because it is a resistance in series with a current source. In addition to simplifying the system compensation, the input transconductance amplifier output current is switched by current steering. The steered output is clamped to reduce and match any charge injection.

Fig. 3 shows a simplified schematic of the reset "g_m" amplifier, B. In the track mode, Q_1 & Q_4 are ON and Q_2 & Q_3 are OFF. A current of 2I passes through D_1 , I is summed at "B" and passes through Q_1 , and is summed with $g_m V_{IN}$. The current sink can absorb only 3I, thus, the current passing through D_2 can only be: $2K - g_m V_{IN}$. The net current into the hold capacitor node then, is $g_m V_{IN}$ ($C_H = 2I - (2I - g_m V_{IN})$. The hold mode, Q_2 & Q_3 are ON while Q_1 & Q_4 are OFF. The net current into the top of D_1 is -1 until D_3 turns ON. With Q_1 OFF, the bottom of D_2 is pulled up with a current I until D_4 turns ON, thus D_1 & D_2 are reverse biased by ≈ 0.6 V and charge injection is independent of input level.

The monolithic layout results in points A and B having equal nodal capacitance. In addition, matched diodes D_1 and D_2 have equal diffusion capacitance. When the transconductance amplifier outputs are switched open, points A and B aramped equally but in opposite phase. Diode clamps D_3 and D_4 cause the swings to have equal amplitudes. The net charge injection (voltage change) at node C is therefore zero.

The peak transconductance amplifier, A, is shown in Figure 4. Unidirectional hold capacitor charging requires diode D_1 to be connected in series with the output. Upon entering the peak hold mode D_1 is reverse biased. The voltage clamp limits charge injection to approximately 1pC and the hold step to 0.6mV.

Minimizing acquisition time dictated a small C_H capacitance. A 1000pF value was selected. Droop rate was also minimized

by providing the output buffer with an FET input stage. A current cancellation circuit further reduces droop current and minimizes the gate current's tendency to double for every 10°C temperature change.




Figure 1. Conventional Voltage Amplifier Peak Detector




Figure 2. Transconductance Amplifier Peak Detector




Figure 3. Transconductance Amplifier with Low Glitch Current Switch




Figure 4. Peak Detecting Transconductance Amplifier with Switched Output

APPLICATIONS INFORMATION

OPTIONAL OFFSET VOLTAGE ADJUSTMENT

Offset voltage is the primary zero scale error component since a variable voltage clamp limits voltage excursions at D_1 's anode and reduces charge injection. The PKD-01 circuit gain and operational mode (positive or negative peak detection) determine the applicable null circuit. Figures A through D are suggested circuits. Each circuit corrects amplifier C offset voltage error also.

A. NULLING GATED OUTPUT g_m AMPLIFIER A. Diode D_1 must be conducting to close the feedback circuit during

 $V_{S} + \underbrace{\begin{array}{c} 1000\Omega}_{\text{N}} \\ V_{S} + \underbrace{\begin{array}{c} 1000\Omega}_{\text{N}} \\ V_{\text{N}} \\ \end{array}}_{\text{N}} \\ V_{\text{N}} \\ \underbrace{\begin{array}{c} 1000\Omega}_{\text{N}} \\ V_{\text{N}} \\ \end{array}}_{\text{N}} \\ \underbrace{\begin{array}{c} 1000\Omega}_{\text{N}} \\ V_{\text{N}} \\ \underbrace{\begin{array}{c} 1000\Omega}_{\text{N}} \\ V_{\text{N}} \\ \end{array}}_{\text{N}} \\ \underbrace{\begin{array}{c} 1000\Omega}_{\text{N}} \\ V_{\text{N}} \\ \underbrace{\begin{array}{c} 1000\Omega}_{\text{$

Figure A. V_{OS} Null Circuit for Unity Gain Positive Peak Detector




Figure C. Vos Null Circuit for Negative Peak Detector

amplifier A V_{OS} adjustment. Resistor network $R_A - R_C$ cause D_1 to conduct slightly. With DET = 0 and V_{IN} = 0V monitor the PKD-01 output. Adjust the null potentiometer until V_{OUT} = 0V. After adjustment, disconnect R_C from C_H .

B. NULLING GATED g_m AMPLIFIER B. Set amplifier B signal input to V_{IN} = 0V and monitor the PKD-01 output. Set DET=1, RST=1 and adjust the null potentiometer for V_{OUT} = 0V. The circuit gain — inverting or noninverting — will determine which null circuit illustrated in Figures A through D is applicable.




Figure B. Vos Null Circuit for Differential Peak Detector




Figure D. V_{OS} Null Circuit for Positive Peak Detector With Gain

PKN-N1

PEAK HOLD CAPACITOR RECOMMENDATIONS

The hold capacitor (C_H) serves as the peak memory element and compensating capacitor. Stable operation requires a minimum value of 1000pF. Larger capacitors may be used to lower droop rate errors, but acquisition time will increase.

Zero scale error is internally trimmed for C_H = 1000pF. Other C_H values will cause a zero scale shift which can be approximated with the following equation.

$$\Delta V_{ZS}(mV) = \frac{1\times 10^3 (pC)}{C_H(nF)} - 0.6 mV$$

The peak hold capacitor should have very high insulation resistance and low dielectric absorption. For temperatures below 85°C, a polystyrene capacitor is recommended, while a Teflon capacitor is recommended for high temperature environments.

CAPACITOR GUARDING AND GROUND LAYOUT

Ground planes are recommended to minimize ground path resistance. Separate analog and digital grounds should be used. The two ground systems are tied together only at the common system ground. This avoids digital currents returning to the system ground through the analog ground path.

The C_H terminal (Pin 4) is a high-impedance point. To minimize gain errors and maintain the PKD-01's inherently low droop rate, guarding Pin 4 as shown in Figure 2 is recommended.




Figure 2. CH terminal (Pin 4) guarding. See text.

COMPARATOR

The comparator output high level (V_{OH}) is set by external resistors. It's possible to optimize noise immunity while interfacing to all standard logic families — TTL, DTL, and CMOS. Figure 1 shows the comparator output with external level setting resistors. Table I gives typical R_1 and R_2 values for common circuit conditions.

The maximum comparator high output voltage (V_{OH}) should be limited to:

 $V_{OH}(maximum) < V^+ - 2.0V$

With the comparator in the low state (V_{OL}) , the output stage will be required to sink a current approximately equal to V_{C}/R_1 .




Figure 1

Tabl	le I.			
ν _c	VOH	R ₁	R ₂	Vo
5	3.5	2.7K	6.2K	$R_1 = \frac{V_C}{I_{SINK}}$
5	5.0	2.7K	••	
15	3.5	4.7K	1.5K	, ,
15	5.0	4.7K	2.4K	$R_2 \approx \left(\frac{1}{V_C}\right)$
15	7.5	7.5K	7.5K	$\left(\frac{\overline{V_{OH}}}{V_{OH}} - 1 \right)$
15	10.0	7.5K	15K	,

PEAK DETECTOR LOGIC CONTROL (RST, DET)

The transconductance amplifier outputs are controlled by the digital logic signals RST and DET. The PKD-01 operational mode is selected by steering the current (I_1) through Q_1 and Q_2 , thus providing high-speed switching and a predictable logic threshold. The logic threshold voltage is 1.4 volts when digital ground is at zero volts.


Other threshold voltages (V_{TH}) may be selected by applying the formula:


For proper operation, digital ground must always be at least 3.5V below the positive supply and 2.5V above the negative supply. The RST or DET signal must always be at least 2.8V above the negative supply.

Operating the digital ground at other than zero volts does influence the comparator output low voltage. The V_{OL} level is referenced to digital ground and will follow any changes in digital ground potential:

V_{OL} ≈ 0.2V + Digital Ground Potential.


PKD-01 LOGIC CONTROL






TYPICAL CIRCUIT CONFIGURATIONS


UNITY GAIN POSITIVE PEAK DETECTOR




POSITIVE PEAK DETECTOR WITH GAIN




NEGATIVE PEAK DETECTOR WITH GAIN




UNITY GAIN NEGATIVE PEAK DETECTOR




ALTERNATE GAIN CONFIGURATION




PEAK-TO-PEAK DETECTOR




LOGIC SELECTABLE POSITIVE OR NEGATIVE PEAK DETECTOR



PEAK READING A/D CONVERTER





PROGRAMMABLE LOW FREQUENCY RAMP GENERATOR

