


## Dual N-channel enhancement mode TrenchMOS™ transistor

PHN210

### FEATURES

- Dual device
- Low threshold voltage
- Fast switching
- Logic level compatible
- Surface mount package

### SYMBOL



### QUICK REFERENCE DATA

$V_{DS} = 30 \text{ V}$
$I_D = 3.4 \text{ A}$
$R_{DS(ON)} \leq 100 \text{ m}\Omega (V_{GS} = 10 \text{ V})$
$R_{DS(ON)} \leq 200 \text{ m}\Omega (V_{GS} = 4.5 \text{ V})$

### GENERAL DESCRIPTION

Dual N-channel enhancement mode field-effect transistor in a plastic envelope using 'trench' technology.

#### Applications:-


- Motor and relay drivers
- d.c. to d.c. converters
- Logic level translator

The PHN210 is supplied in the SOT96-1 (SO8) surface mounting package.

### PINNING

PIN	DESCRIPTION
1	source 1
2	gate 1
3	source 2
4	gate 2
5,6	drain 2
7,8	drain 1

### SOT96-1



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Repetitive peak drain-source voltage	$T_j = 25 \text{ }^\circ\text{C to } 150 \text{ }^\circ\text{C}$	-	30	V
$V_{DS}$	Continuous drain-source voltage		-	30	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	30	V
$V_{GS}$	Gate-source voltage		-	$\pm 20$	V
$I_D$	Drain current per MOSFET <sup>1</sup>	$T_a = 25 \text{ }^\circ\text{C}$	-	3.4	A
$I_D$		$T_a = 70 \text{ }^\circ\text{C}$	-	2.8	A
$I_D$	Drain current per MOSFET (both MOSFETs conducting) <sup>1</sup>	$T_a = 25 \text{ }^\circ\text{C}$	-	2.4	A
$I_{DM}$	Drain current per MOSFET (pulse peak value)	$T_a = 70 \text{ }^\circ\text{C}$	-	1.9	A
$P_{tot}$	Total power dissipation (either or both MOSFETs conducting) <sup>1</sup>	$T_a = 25 \text{ }^\circ\text{C}$	-	14	A
$T_{stg}, T_j$	Storage & operating temperature	$T_a = 25 \text{ }^\circ\text{C}$	-	2	W
		$T_a = 70 \text{ }^\circ\text{C}$	-	1.3	W
			-65	150	$^\circ\text{C}$

<sup>1</sup> Surface mounted on FR4 board,  $t \leq 10 \text{ sec}$

Dual N-channel enhancement mode  
TrenchMOS™ transistor

PHN210

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-a}$	Thermal resistance junction to ambient	Surface mounted, FR4 board, $t \leq 10$ sec	-	62.5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	Surface mounted, FR4 board	150	-	K/W

**AVALANCHE ENERGY LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$E_{AS}$	Non-repetitive avalanche energy (per MOSFET)	Unclamped inductive load, $I_{AS} = 3.4$ A; $t_p = 0.2$ ms; $T_j$ prior to avalanche = 25°C; $V_{DD} \leq 15$ V; $R_{GS} = 50$ Ω; $V_{GS} = 10$ V	-	13	mJ
$I_{AS}$	Non-repetitive avalanche current (per MOSFET)		-	3.4	A

**ELECTRICAL CHARACTERISTICS** $T_j = 25^\circ\text{C}$ , per MOSFET unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0$ V; $I_D = 10$ μA;	30	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$T_j = -55^\circ\text{C}$ $V_{DS} = V_{GS}$ ; $I_D = 1$ mA	27	-	-	V
$R_{DS(ON)}$	Drain-source on-state resistance	$T_j = 150^\circ\text{C}$ $V_{GS} = 10$ V; $I_D = 2.2$ A	1	2	2.8	V
$g_{fs}$ $I_{D(ON)}$	Forward transconductance On-state drain current	$T_j = -55^\circ\text{C}$ $V_{GS} = 4.5$ V; $I_D = 1$ A	0.4	-	-	V
$I_{DSS}$	Zero gate voltage drain current	$V_{GS} = 10$ V; $I_D = 2.2$ A; $T_j = 150^\circ\text{C}$	-	80	100	mΩ
$I_{GSS}$	Gate source leakage current	$V_{GS} = 20$ V; $I_D = 2.2$ A	-	120	200	mΩ
$V_{GS}$		$V_{GS} = 10$ V; $V_{DS} = 1$ V;	-	-	170	mΩ
$I_{GSS}$		$V_{GS} = 4.5$ V; $V_{DS} = 5$ V	2	4.5	-	S
$I_{GSS}$		$V_{GS} = 24$ V; $V_{GS} = 0$ V;	3.5	-	-	A
$I_{GSS}$		$V_{DS} = 24$ V; $V_{GS} = 0$ V; $T_j = 150^\circ\text{C}$	-	10	100	nA
$I_{GSS}$		$V_{GS} = \pm 20$ V; $V_{DS} = 0$ V	-	0.6	10	μA
$I_{GSS}$			-	10	100	nA
$Q_{g(tot)}$ $Q_{gs}$ $Q_{gd}$	Total gate charge Gate-source charge Gate-drain (Miller) charge	$I_D = 2.3$ A; $V_{DD} = 15$ V; $V_{GS} = 10$ V	-	6	-	nC
$t_{d\ on}$ $t_r$ $t_{d\ off}$ $t_f$	Turn-on delay time Turn-on rise time Turn-off delay time Turn-off fall time	$V_{DD} = 20$ V; $R_D = 18$ Ω; $V_{GS} = 10$ V; $R_G = 6$ Ω Resistive load	-	6	-	ns
$L_d$ $L_s$	Internal drain inductance Internal source inductance	Measured from drain lead to centre of die Measured from source lead to source bond pad	-	2.5	-	nH
$C_{iss}$ $C_{oss}$ $C_{rss}$	Input capacitance Output capacitance Feedback capacitance	$V_{GS} = 0$ V; $V_{DS} = 20$ V; $f = 1$ MHz	-	250	-	pF
			-	88	-	pF
			-	54	-	pF

Dual N-channel enhancement mode  
TrenchMOS™ transistor

PHN210

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

$T_j = 25^\circ\text{C}$ , per MOSFET unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_s$	Continuous source diode current (per MOSFET)	$T_a = 25^\circ\text{C}$	-	-	2.2	A
$I_{SM}$	Pulsed source diode current (per MOSFET)		-	-	14	A
$V_{SD}$	Diode forward voltage	$I_F = 1.25 \text{ A}; V_{GS} = 0 \text{ V}$	-	0.82	1.2	V
$t_{rr}$ $Q_{rr}$	Reverse recovery time Reverse recovery charge	$I_F = 1.25 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s}; V_{GS} = 0 \text{ V}; V_R = 25 \text{ V}$	-	69 55	-	ns nC




Fig.1. Normalised power dissipation.  
 $PD\% = 100 \cdot P_D/P_{D\ 25^\circ\text{C}} = f(T_{amb})$




Fig.3. Safe operating area.  $T_a = 25^\circ\text{C}$   
 $I_D$  &  $I_{DM} = f(V_{DS})$ ;  $I_{DM}$  single pulse; parameter  $t_p$




Fig.2. Normalised continuous drain current.  
 $ID\% = 100 \cdot I_D/I_{D\ 25^\circ\text{C}} = f(T_{amb})$ ; conditions:  $V_{GS} \geq 10 \text{ V}$




Fig.4. Transient thermal impedance.  
 $Z_{thj-a} = f(t);$  parameter  $D = t_p/T$

## Dual N-channel enhancement mode TrenchMOS™ transistor

PHN210




Fig.5. Typical output characteristics,  $T_j = 25^\circ C$ .  
 $I_D = f(V_{DS})$ ; parameter  $V_{GS}$




Fig.8. Typical transconductance,  $T_j = 25^\circ C$ .  
 $g_{fs} = f(I_D)$ ; parameter  $T_j$




Fig.6. Typical on-state resistance,  $T_j = 25^\circ C$ .  
 $R_{DS(ON)} = f(I_D)$ ; parameter  $V_{GS}$




Fig.9. Normalised drain-source on-state resistance.  
 $a = R_{DS(ON)}/R_{DS(ON)25^\circ C} = f(T_j)$




Fig.7. Typical transfer characteristics.  
 $I_D = f(V_{GS})$ ; parameter  $T_j$




Fig.10. Gate threshold voltage.  
 $V_{GS(TO)} = f(T_j)$ ; conditions:  $I_D = 1 \text{ mA}$ ;  $V_{DS} = V_{GS}$

## Dual N-channel enhancement mode TrenchMOS™ transistor

PHN210




Fig.11. Sub-threshold drain current.  
 $I_D = f(V_{GS})$ ; conditions:  $T_J = 25^\circ\text{C}$ ;  $V_{DS} = V_{GS}$




Fig.14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0\text{ V}$ ; parameter  $T_J$




Fig.12. Typical capacitances,  $C_{iss}$ ,  $C_{oss}$ ,  $C_{rss}$ .  
 $C = f(V_{DS})$ ; conditions:  $V_{GS} = 0\text{ V}$ ;  $f = 1\text{ MHz}$




Fig.15. Maximum permissible non-repetitive  
avalanche current ( $I_{AS}$ ) versus avalanche time ( $t_p$ );  
unclamped inductive load





Fig.13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; parameter  $V_{DS}$

## Dual N-channel enhancement mode TrenchMOS™ transistor

PHN210

### MECHANICAL DATA



DIMENSIONS (Inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.75 0.10	0.25 1.25	1.45 0.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069 0.004	0.010 0.049	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.20 0.19	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

## Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT96-1	076E03S	MS-012AA				95-02-04 97-05-22

Fig. 16. SOT96 surface mounting package.

**Notes**

1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
2. Refer to Integrated Circuit Packages, Data Handbook IC26.
3. Epoxy meets UL94 V0 at 1/8".