

Complementary enhancement mode MOS transistors

PHC21025

FEATURES

- High-speed switching
- No secondary breakdown
- Very low on-resistance.

APPLICATIONS

- Motor and actuator driver
- Power management
- Synchronized rectification.

DESCRIPTION

One N-channel and one P-channel enhancement mode MOS transistor in an 8-pin plastic SOT96-1 (SO8) package.

CAUTION

The device is supplied in an antistatic package.
The gate-source input must be protected against static discharge during transport or handling.

PINNING - SOT96-1 (SO8)

PIN	SYMBOL	DESCRIPTION
1	s ₁	source 1
2	g ₁	gate 1
3	s ₂	source 2
4	g ₂	gate 2
5	d ₂	drain 2
6	d ₂	drain 2
7	d ₁	drain 1
8	d ₁	drain 1




Fig.1 Simplified outline and symbol.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per channel					
V _{DS}	drain-source voltage (DC) N-channel P-channel		– –	30 –30	V V
V _{SD}	source-drain diode forward voltage N-channel P-channel	I _S = 1.25 A I _S = –1.25 A	– –	1.2 –1.6	V V
V _{GSO}	gate-source voltage (DC)	open drain	–	±20	V
V _{GSth}	gate-source threshold voltage N-channel P-channel	V _{DS} = V _{GS} ; I _D = 1 mA V _{DS} = V _{GS} ; I _D = –1 mA	1 –1	2.8 –2.8	V V
I _D	drain current (DC) N-channel P-channel		– –	3.5 –2.3	A A
R _{DSon}	drain-source on-state resistance N-channel P-channel	V _{GS} = 10 V; I _D = 2.2 A V _{GS} = –10 V; I _D = –1 A	– –	0.1 0.25	Ω Ω
P _{tot}	total power dissipation	T _s = 80 °C	–	2	W

Complementary enhancement mode MOS transistors

PHC21025

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per channel					
V_{DS}	drain-source voltage (DC) N-channel P-channel		–	30	V
			–	–30	V
V_{GSO}	gate-source voltage (DC)	open drain	–	±20	V
I_D	drain current (DC) N-channel P-channel	$T_s \leq 80^\circ\text{C}$	–	3.5	A
			–	–2.3	A
I_{DM}	peak drain current N-channel P-channel	note 1	–	14	A
			–	–10	A
P_{tot}	total power dissipation	$T_s = 80^\circ\text{C}$; note 2	–	2	W
		$T_{amb} = 25^\circ\text{C}$; note 3	–	2	W
		$T_{amb} = 25^\circ\text{C}$; note 4	–	1	W
		$T_{amb} = 25^\circ\text{C}$; note 5	–	1.3	W
T_{stg}	storage temperature		–65	+150	°C
T_j	operating junction temperature		–	150	°C
Source-drain diode					
I_S	source current (DC) N-channel P-channel	$T_s \leq 80^\circ\text{C}$	–	1.5	A
			–	–1.25	A
I_{SM}	peak pulsed source current N-channel P-channel	note 1	–	6	A
			–	–5	A

Notes

1. Pulse width and duty cycle limited by maximum junction temperature.
2. Maximum permissible dissipation per MOS transistor. Both devices may be loaded up to 2 W at the same time.
3. Maximum permissible dissipation per MOS transistor. Device mounted on printed-circuit board with an $R_{th\ a-tp}$ (ambient to tie-point) of 27.5 K/W.
4. Maximum permissible dissipation per MOS transistor. Device mounted on printed-circuit board with an $R_{th\ a-tp}$ (ambient to tie-point) of 90 K/W.
5. Maximum permissible dissipation if only one MOS transistor dissipates. Device mounted on printed-circuit board with an $R_{th\ a-tp}$ (ambient to tie-point) of 90 K/W.

Complementary enhancement mode MOS transistors

PHC21025






Fig.2 Power derating curve.



$\delta = 0.01$.
 $T_s = 80\ ^\circ C$.
(1) R_{DSon} limitation.

Fig.3 SOAR; N-channel.



$\delta = 0.01$.
 $T_s = 80\ ^\circ C$.
(1) R_{DSon} limitation.

Fig.4 SOAR; P-channel.

Complementary enhancement mode MOS transistors

PHC21025

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	35	K/W

CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Per channel						
$V_{(BR)DSS}$	drain-source breakdown voltage N-channel P-channel	$V_{GS} = 0; I_D = 10 \mu\text{A}$ $V_{GS} = 0; I_D = -10 \mu\text{A}$	30 -30	-	-	V
V_{GSTh}	gate-source threshold voltage N-channel P-channel	$V_{GS} = V_{DS}; I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}; I_D = -1 \text{ mA}$	1 -1	-	2.8 -2.8	V
I_{DSS}	drain-source leakage current N-channel P-channel	$V_{GS} = 0; V_{DS} = 24 \text{ V}$ $V_{GS} = 0; V_{DS} = -24 \text{ V}$	- -	-	100 -100	nA nA
I_{GSS}	gate leakage current N-channel P-channel	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0$	- -	-	± 100 ± 100	nA nA
I_{Don}	on-state drain current N-channel P-channel	$V_{GS} = 10 \text{ V}; V_{DS} = 1 \text{ V}$ $V_{GS} = 4.5 \text{ V}; V_{DS} = 5 \text{ V}$ $V_{GS} = -10 \text{ V}; V_{DS} = -1 \text{ V}$ $V_{GS} = -4.5 \text{ V}; V_{DS} = -5 \text{ V}$	3.5 2 -2.3 -1	-	-	A
R_{DSon}	drain-source on-state resistance N-channel P-channel	$V_{GS} = 4.5 \text{ V}; I_D = 1 \text{ A}$ $V_{GS} = 10 \text{ V}; I_D = 2.2 \text{ A}$ $V_{GS} = -4.5 \text{ V}; I_D = -0.5 \text{ A}$ $V_{GS} = -10 \text{ V}; I_D = -1 \text{ A}$	- - - -	0.11 0.08 0.33 0.22	0.2 0.1 0.4 0.25	Ω Ω Ω Ω
$ y_{fs} $	forward transfer admittance N-channel P-channel	$V_{DS} = 20 \text{ V}; I_D = 2.2 \text{ A}$ $V_{DS} = -20 \text{ V}; I_D = -1 \text{ A}$	2 1	4.5 2	- -	S S
C_{iss}	input capacitance N-channel P-channel	$V_{GS} = 0; V_{DS} = 20 \text{ V}; f = 1 \text{ MHz}$ $V_{GS} = 0; V_{DS} = -20 \text{ V}; f = 1 \text{ MHz}$	- -	250 250	- -	pF pF
C_{oss}	output capacitance N-channel P-channel	$V_{GS} = 0; V_{DS} = 20 \text{ V}; f = 1 \text{ MHz}$ $V_{GS} = 0; V_{DS} = -20 \text{ V}; f = 1 \text{ MHz}$	- -	140 140	- -	pF pF

Complementary enhancement mode MOS transistors

PHC21025

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{rss}	reverse transfer capacitance N-channel P-channel	$V_{GS} = 0$; $V_{DS} = 20$ V; $f = 1$ MHz $V_{GS} = 0$; $V_{DS} = -20$ V; $f = 1$ MHz	— —	50 50	— —	pF pF
Q_G	total gate charge N-channel P-channel	$V_{GS} = 10$ V; $V_{DS} = 15$ V; $I_D = 2.3$ A $V_{GS} = -10$ V; $V_{DS} = -15$ V; $I_D = -2.3$ A	— —	10 10	30 25	nC nC
Q_{GS}	gate-source charge N-channel P-channel	$V_{GS} = 10$ V; $V_{DS} = 15$ V; $I_D = 2.3$ A $V_{GS} = -10$ V; $V_{DS} = -15$ V; $I_D = -2.3$ A	— —	1 1	— —	nC nC
Q_{GD}	gate-drain charge N-channel P-channel	$V_{GS} = 10$ V; $V_{DS} = 15$ V; $I_D = 2.3$ A $V_{GS} = -10$ V; $V_{DS} = -15$ V; $I_D = -2.3$ A	— —	2.5 3	— —	nC nC
Switching times						
t_{on}	turn-on time N-channel P-channel	$V_{GS} = 0$ to 10 V; $V_{DD} = 20$ V; $I_D = 1$ A; $R_L = 20 \Omega$ $V_{GS} = 0$ to -10 V; $V_{DD} = -20$ V; $I_D = -1$ A; $R_L = 20 \Omega$	— —	15 20	40 80	ns ns
t_{off}	turn-off time N-channel P-channel	$V_{GS} = 10$ to 0 V; $V_{DD} = 20$ V; $I_D = 1$ A; $R_L = 20 \Omega$ $V_{GS} = -10$ to 0 V; $V_{DD} = -20$ V; $I_D = -1$ A; $R_L = 20 \Omega$	— —	25 50	140 140	ns ns
Source-drain diode						
V_{SD}	source-drain diode forward voltage N-channel P-channel	$V_{GD} = 0$; $I_S = 1.25$ A $V_{GD} = 0$; $I_S = -1.25$ A	— —	— —	1.2 -1.6	V V
t_{rr}	reverse recovery time N-channel P-channel	$I_S = 1.25$ A; $di/dt = 100$ A/ μ s $I_S = -1.25$ A; $di/dt = 100$ A/ μ s	— —	35 150	100 200	ns ns

Complementary enhancement mode MOS transistors

PHC21025




Fig.5 Capacitance as a function of drain-source voltage; N-channel; typical values.






Fig.6 Capacitance as a function of drain source voltage; P-channel; typical values.



$T_j = 25^\circ\text{C}$.

Fig.7 Output characteristics; typical values; N-channel.




$T_j = 25^\circ\text{C}$.

Fig.8 Output characteristics; typical values; P-channel.


Complementary enhancement mode MOS transistors

PHC21025




$V_{DS} = 10$ V.
 $T_j = 25$ °C.

Fig.9 Transfer characteristic; typical values;
N-channel.




$V_{DS} = -10$ V.
 $T_j = 25$ °C.

Fig.10 Transfer characteristic; typical values;
P-channel.



$V_{DD} = 15$ V.
 $I_D = 3.5$ A.

Fig.11 Gate-source voltage as a function of total
gate charge; N-channel.




$V_{DD} = -15$ V.
 $I_D = -2.3$ A.

Fig.12 Gate-source voltage as a function of total
gate charge; P-channel.


Complementary enhancement mode MOS transistors

PHC21025




$V_{GD} = 0$.
(1) $T_j = 150$ °C.
(2) $T_j = 25$ °C.
(3) $T_j = -55$ °C.

Fig.13 Source current as a function of source-drain diode forward voltage; N-channel.




$V_{GD} = 0$.
(1) $T_j = 150$ °C.
(2) $T_j = 25$ °C.
(3) $T_j = -55$ °C.

Fig.14 Source current as a function of source-drain diode forward voltage; P-channel.



$V_{DS} \geq I_D \times R_{DS(on)}$; $T_j = 25$ °C.
(1) $I_D = 0.1$ A. (4) $I_D = 2.2$ A.
(2) $I_D = 0.5$ A. (5) $I_D = 3.5$ A.
(3) $I_D = 1$ A. (6) $I_D = 7$ A.

Fig.15 Drain-source on-state resistance as a function of gate-source voltage; typical values; N-channel.




$-V_{DS} \geq -I_D \times R_{DS(on)}$; $T_j = 25$ °C.
(1) $I_D = -0.1$ A. (4) $I_D = -2.3$ A.
(2) $I_D = -0.5$ A. (5) $I_D = -4.5$ A.
(3) $I_D = -1$ A.

Fig.16 Drain-source on-state resistance as a function of gate-source voltage; typical values; P-channel.


Complementary enhancement mode MOS transistors

PHC21025




$k = \frac{V_{GS\text{th}} \text{ at } T_j}{V_{GS\text{th}} \text{ at } 25^\circ\text{C}}$
Typical $V_{GS\text{th}}$ at $I_D = 1 \text{ mA}$; $V_{DS} = V_{GS} = V_{GS\text{th}}$.

Fig.17 Temperature coefficient of gate-source threshold voltage; N and P-channels.



$k = \frac{R_{DS\text{on}} \text{ at } T_j}{R_{DS\text{on}} \text{ at } 25^\circ\text{C}}$
Typical $R_{DS\text{on}}$ at:
(1) $I_D = 2.2 \text{ A}; V_{GS} = 10 \text{ V}$.
(2) $I_D = 1 \text{ A}; V_{GS} = 4.5 \text{ V}$.

Fig.18 Temperature coefficient of drain-source on-resistance; N-channel.



$k = \frac{R_{DS\text{on}} \text{ at } T_j}{R_{DS\text{on}} \text{ at } 25^\circ\text{C}}$
Typical $R_{DS\text{on}}$ at:
(1) $I_D = -1 \text{ A}; V_{GS} = -10 \text{ V}$.
(2) $I_D = -0.5 \text{ A}; V_{GS} = -4.5 \text{ V}$.

Fig.19 Temperature coefficient of drain-source on-resistance; P-channel.

Complementary enhancement mode MOS transistors

PHC21025




Fig.20 Transient thermal resistance from junction to soldering point as a function of pulse time; typical values.


Complementary enhancement mode MOS transistors

PHC21025

PACKAGE OUTLINE

SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.75	0.25	1.45	0.25	0.49	0.25	5.0	4.0	1.27	6.2	1.05	1.0	0.7	0.25	0.25	0.1	0.7	8°
inches	0.069	0.010	0.057	0.01	0.019	0.0100	0.20	0.16	0.050	0.244	0.041	0.039	0.028	0.01	0.01	0.004	0.028	0°
		0.10	1.25	0.25	0.36	0.19	4.8	3.8		5.8	0.4	0.16	0.024			0.012		

Notes

- Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT96-1	076E03S	MS-012AA				95-02-04 97-05-22