

# Complementary enhancement mode MOS transistors

PHC21025

## FEATURES

- High-speed switching
- No secondary breakdown
- Very low on-resistance.

## APPLICATIONS

- Motor and actuator driver
- Power management
- Synchronized rectification.

## DESCRIPTION

One N-channel and one P-channel enhancement mode MOS transistor in an 8-pin plastic SOT96-1 (SO8) package.

### CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

## PINNING - SOT96-1 (SO8)

PIN	SYMBOL	DESCRIPTION
1	s <sub>1</sub>	source 1
2	g <sub>1</sub>	gate 1
3	s <sub>2</sub>	source 2
4	g <sub>2</sub>	gate 2
5	d <sub>2</sub>	drain 2
6	d <sub>2</sub>	drain 2
7	d <sub>1</sub>	drain 1
8	d <sub>1</sub>	drain 1





Fig.1 Simplified outline and symbol.

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
<b>Per channel</b>					
V <sub>DS</sub>	drain-source voltage (DC)				
	N-channel		–	30	V
	P-channel		–	–30	V
V <sub>SD</sub>	source-drain diode forward voltage				
	N-channel	I <sub>S</sub> = 1.25 A	–	1.2	V
	P-channel	I <sub>S</sub> = –1.25 A	–	–1.6	V
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	–	±20	V
V <sub>GSth</sub>	gate-source threshold voltage				V
	N-channel	V <sub>DS</sub> = V <sub>GS</sub> ; I <sub>D</sub> = 1 mA	1	2.8	V
	P-channel	V <sub>DS</sub> = V <sub>GS</sub> ; I <sub>D</sub> = –1 mA	–1	–2.8	V
I <sub>D</sub>	drain current (DC)				A
	N-channel		–	3.5	A
	P-channel		–	–2.3	A
R <sub>DSon</sub>	drain-source on-state resistance				Ω
	N-channel	V <sub>GS</sub> = 10 V; I <sub>D</sub> = 2.2 A	–	0.1	Ω
	P-channel	V <sub>GS</sub> = –10 V; I <sub>D</sub> = –1 A	–	0.25	Ω
P <sub>tot</sub>	total power dissipation	T <sub>s</sub> = 80 °C	–	2	W



# Complementary enhancement mode MOS transistors

PHC21025

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).




SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
<b>Per channel</b>					
$V_{DS}$	drain-source voltage (DC)				
	N-channel		–	30	V
	P-channel		–	–30	V
$V_{GSO}$	gate-source voltage (DC)	open drain	–	±20	V
$I_D$	drain current (DC)	$T_s \leq 80\text{ °C}$			
	N-channel		–	3.5	A
	P-channel		–	–2.3	A
$I_{DM}$	peak drain current	note 1			
	N-channel		–	14	A
	P-channel		–	–10	A
$P_{tot}$	total power dissipation	$T_s = 80\text{ °C}$ ; note 2	–	2	W
		$T_{amb} = 25\text{ °C}$ ; note 3	–	2	W
		$T_{amb} = 25\text{ °C}$ ; note 4	–	1	W
		$T_{amb} = 25\text{ °C}$ ; note 5	–	1.3	W
$T_{stg}$	storage temperature		–65	+150	°C
$T_j$	operating junction temperature		–	150	°C
<b>Source-drain diode</b>					
$I_S$	source current (DC)	$T_s \leq 80\text{ °C}$			
	N-channel		–	1.5	A
	P-channel		–	–1.25	A
$I_{SM}$	peak pulsed source current	note 1			
	N-channel		–	6	A
	P-channel		–	–5	A

### Notes

1. Pulse width and duty cycle limited by maximum junction temperature.
2. Maximum permissible dissipation per MOS transistor. Both devices may be loaded up to 2 W at the same time.
3. Maximum permissible dissipation per MOS transistor. Device mounted on printed-circuit board with an  $R_{th\ a-tp}$  (ambient to tie-point) of 27.5 K/W.
4. Maximum permissible dissipation per MOS transistor. Device mounted on printed-circuit board with an  $R_{th\ a-tp}$  (ambient to tie-point) of 90 K/W.
5. Maximum permissible dissipation if only one MOS transistor dissipates. Device mounted on printed-circuit board with an  $R_{th\ a-tp}$  (ambient to tie-point) of 90 K/W.

# Complementary enhancement mode MOS transistors

PHC21025



# Complementary enhancement mode MOS transistors

PHC21025

## THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	35	K/W

## CHARACTERISTICS

$T_j = 25\text{ °C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Per channel</b>						
$V_{(BR)DSS}$	drain-source breakdown voltage					
	N-channel	$V_{GS} = 0; I_D = 10\ \mu A$	30	–	–	V
	P-channel	$V_{GS} = 0; I_D = -10\ \mu A$	-30	–	–	V
$V_{GSth}$	gate-source threshold voltage					
	N-channel	$V_{GS} = V_{DS}; I_D = 1\ mA$	1	–	2.8	V
	P-channel	$V_{GS} = V_{DS}; I_D = -1\ mA$	-1	–	-2.8	V
$I_{DSS}$	drain-source leakage current					
	N-channel	$V_{GS} = 0; V_{DS} = 24\ V$	–	–	100	nA
	P-channel	$V_{GS} = 0; V_{DS} = -24\ V$	–	–	-100	nA
$I_{GSS}$	gate leakage current	$V_{GS} = \pm 20\ V; V_{DS} = 0$				
	N-channel		–	–	$\pm 100$	nA
	P-channel		–	–	$\pm 100$	nA
$I_{Don}$	on-state drain current					
	N-channel	$V_{GS} = 10\ V; V_{DS} = 1\ V$	3.5	–	–	A
		$V_{GS} = 4.5\ V; V_{DS} = 5\ V$	2	–	–	A
	P-channel	$V_{GS} = -10\ V; V_{DS} = -1\ V$	-2.3	–	–	A
		$V_{GS} = -4.5\ V; V_{DS} = -5\ V$	-1	–	–	A
$R_{DSon}$	drain-source on-state resistance					
	N-channel	$V_{GS} = 4.5\ V; I_D = 1\ A$	–	0.11	0.2	$\Omega$
		$V_{GS} = 10\ V; I_D = 2.2\ A$	–	0.08	0.1	$\Omega$
	P-channel	$V_{GS} = -4.5\ V; I_D = -0.5\ A$	–	0.33	0.4	$\Omega$
		$V_{GS} = -10\ V; I_D = -1\ A$	–	0.22	0.25	$\Omega$
$ y_{fs} $	forward transfer admittance					
	N-channel	$V_{DS} = 20\ V; I_D = 2.2\ A$	2	4.5	–	S
	P-channel	$V_{DS} = -20\ V; I_D = -1\ A$	1	2	–	S
$C_{iss}$	input capacitance					
	N-channel	$V_{GS} = 0; V_{DS} = 20\ V; f = 1\ MHz$	–	250	–	pF
	P-channel	$V_{GS} = 0; V_{DS} = -20\ V; f = 1\ MHz$	–	250	–	pF
$C_{oss}$	output capacitance					
	N-channel	$V_{GS} = 0; V_{DS} = 20\ V; f = 1\ MHz$	–	140	–	pF
	P-channel	$V_{GS} = 0; V_{DS} = -20\ V; f = 1\ MHz$	–	140	–	pF





Complementary enhancement  
mode MOS transistors

PHC21025

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$C_{RSS}$	reverse transfer capacitance					
	N-channel	$V_{GS} = 0$ ; $V_{DS} = 20$ V; $f = 1$ MHz	–	50	–	pF
	P-channel	$V_{GS} = 0$ ; $V_{DS} = -20$ V; $f = 1$ MHz	–	50	–	pF
$Q_G$	total gate charge					
	N-channel	$V_{GS} = 10$ V; $V_{DS} = 15$ V; $I_D = 2.3$ A	–	10	30	nC
	P-channel	$V_{GS} = -10$ V; $V_{DS} = -15$ V; $I_D = -2.3$ A	–	10	25	nC
$Q_{GS}$	gate-source charge					
	N-channel	$V_{GS} = 10$ V; $V_{DS} = 15$ V; $I_D = 2.3$ A	–	1	–	nC
	P-channel	$V_{GS} = -10$ V; $V_{DS} = -15$ V; $I_D = -2.3$ A	–	1	–	nC
$Q_{GD}$	gate-drain charge					
	N-channel	$V_{GS} = 10$ V; $V_{DS} = 15$ V; $I_D = 2.3$ A	–	2.5	–	nC
	P-channel	$V_{GS} = -10$ V; $V_{DS} = -15$ V; $I_D = -2.3$ A	–	3	–	nC
<b>Switching times</b>						
$t_{on}$	turn-on time					
	N-channel	$V_{GS} = 0$ to 10 V; $V_{DD} = 20$ V; $I_D = 1$ A; $R_L = 20$ $\Omega$	–	15	40	ns
	P-channel	$V_{GS} = 0$ to -10 V; $V_{DD} = -20$ V; $I_D = -1$ A; $R_L = 20$ $\Omega$	–	20	80	ns
$t_{off}$	turn-off time					
	N-channel	$V_{GS} = 10$ to 0 V; $V_{DD} = 20$ V; $I_D = 1$ A; $R_L = 20$ $\Omega$	–	25	140	ns
	P-channel	$V_{GS} = -10$ to 0 V; $V_{DD} = -20$ V; $I_D = -1$ A; $R_L = 20$ $\Omega$	–	50	140	ns
<b>Source-drain diode</b>						
$V_{SD}$	source-drain diode forward voltage					
	N-channel	$V_{GD} = 0$ ; $I_S = 1.25$ A	–	–	1.2	V
	P-channel	$V_{GD} = 0$ ; $I_S = -1.25$ A	–	–	-1.6	V
$t_{rr}$	reverse recovery time					
	N-channel	$I_S = 1.25$ A; $di/dt = 100$ A/ $\mu$ s	–	35	100	ns
	P-channel	$I_S = -1.25$ A; $di/dt = 100$ A/ $\mu$ s	–	150	200	ns





# Complementary enhancement mode MOS transistors

PHC21025







# Complementary enhancement mode MOS transistors

PHC21025



# Complementary enhancement mode MOS transistors




PHC21025





# Complementary enhancement mode MOS transistors

PHC21025



Complementary enhancement mode MOS transistors

PHC21025




Fig.20 Transient thermal resistance from junction to soldering point as a function of pulse time; typical values.



# Complementary enhancement mode MOS transistors

PHC21025

## PACKAGE OUTLINE

S08: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



**DIMENSIONS** (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.20 0.19	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

**Notes**

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT96-1	076E03S	MS-012AA				95-02-04 97-05-22