

## 8 Electrical Characteristics

### 8.1 Absolute Maximum Ratings Over Operating Temperature Ranges†

Supply voltage range, $V_{CC}$	-0.5 V to 4.6 V
Clamping voltage range, $V_{CCP}$ , $V_{CCA}$ , $V_{CCB}$ , $V_{CCI}$	-0.5 V to 6 V
Input voltage range, $V_I$ : PCI	-0.5 V to $V_{CCP} + 0.5$ V
Card A	-0.5 to $V_{CCA} + 0.5$ V
Card B	-0.5 to $V_{CCB} + 0.5$ V
Miscellaneous	-0.5 to $V_{CCI} + 0.5$ V
Fail safe	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ : PCI	-0.5 V to $V_{CCP} + 0.5$ V
Card A	-0.5 to $V_{CCA} + 0.5$ V
Card B	-0.5 to $V_{CCB} + 0.5$ V
Miscellaneous	-0.5 to $V_{CCI} + 0.5$ V
Fail safe	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) (see Note 2)	$\pm 20$ mA
Storage temperature range, $T_{stg}$	-65°C to 150°C
Virtual junction temperature, $T_J$	150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. Applies for external input and bidirectional buffers.  $V_I > V_{CC}$  does not apply to fail-safe terminals. PCI terminals are measured with respect to  $V_{CCP}$  instead of  $V_{CC}$ . PC Card terminals are measured with respect to  $V_{CCA}$  or  $V_{CCB}$ . Miscellaneous signals are measured with respect to  $V_{CCI}$ . The limit specified applies for a dc condition.
  2. Applies for external output and bidirectional buffers.  $V_O > V_{CC}$  does not apply to fail-safe terminals. PCI terminals are measured with respect to  $V_{CCP}$  instead of  $V_{CC}$ . PC Card terminals are measured with respect to  $V_{CCA}$  or  $V_{CCB}$ . Miscellaneous signals are measured with respect to  $V_{CCI}$ . The limit specified applies for a dc condition.



## 8.2 Recommended Operating Conditions (see Note 3)

		OPERATION	MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Core voltage	Commercial	3.3 V	3.3	3.6	V
V <sub>CCP</sub>	PCI I/O clamp voltage	Commercial	3.3 V	3	3.6	V
			5 V	4.75	5.25	
V <sub>CCA</sub> V <sub>CCB</sub>	PC Card I/O clamp voltage	Commercial	3.3 V	3	3.6	V
			5 V	4.75	5.25	
V <sub>CCI</sub>	Miscellaneous I/O clamp voltage	Commercial	3.3 V	3	3.6	V
			5 V	4.75	5.25	
V <sub>IH</sub> †	High-level input voltage	PCI	3.3 V	0.5 V <sub>CCP</sub>	V <sub>CCP</sub>	V
			5 V	2	V <sub>CCP</sub>	
		PC Card	3.3 V	0.475 V <sub>CCA/B</sub>	V <sub>CCA/B</sub>	
			5 V	2.4	V <sub>CCA/B</sub>	
		Miscellaneous‡	2	V <sub>CCI</sub>		
		Fail safe§	2	V <sub>CC</sub>		
CD pins*	2.4	V <sub>CC</sub>				
V <sub>IL</sub> †	Low-level input voltage	PCI	3.3 V	0	0.3 V <sub>CCP</sub>	V
			5 V	0	0.8	
		PC Card	3.3 V	0	0.325 V <sub>CCA/B</sub>	
			5 V	0	0.8	
		Miscellaneous‡	0	0.8		
Fail safe§	0	0.8				
V <sub>I</sub>	Input voltage	PCI	0	V <sub>CCP</sub>	V	
		PC Card	0	V <sub>CCA/B</sub>		
		Miscellaneous‡	0	V <sub>CCI</sub>		
		Fail safe§	0	V <sub>CC</sub>		
V <sub>O</sub> ¶	Output voltage	PCI	0	V <sub>CC</sub>	V	
		PC Card	0	V <sub>CC</sub>		
		Miscellaneous‡	0	V <sub>CC</sub>		
		Fail safe§	0	V <sub>CC</sub>		
t <sub>t</sub>	Input transition time (t <sub>r</sub> and t <sub>f</sub> )	PCI and PC Card	1	4	ns	
		Miscellaneous and fail safe	0	6		
T <sub>A</sub>	Operating ambient temperature range		0	25	70	°C
T <sub>J</sub> #	Virtual junction temperature		0	25	115	°C

† Applies to external inputs and bidirectional buffers without hysteresis

‡ Miscellaneous pins are 149, 150, 151, 152, 154, 155, 156, 157, 158, 159, 161, and 163 for the PDV packaged device and A16, B15, C14, C15, D19, E14, E17, E19, F14, F15, F17, and G15 for the GHK packaged device (SUSPEND, SPKROUT, RI\_OUT, multifunction terminals (MFUNC0–MFUNC6), and power switch control pins).

§ Fail-safe pins are 16, 56, 68, 74, 82, 122, 134, and 140 for the PDV packaged device and H3, H17, J18, M19, P7, R9, U8, and V11 for the GHK packaged device (card detect and voltage sense pins).

¶ Applies to external output buffers

# These junction temperatures reflect simulation conditions. The customer is responsible for verifying junction temperature.

\* CD pins are 16, 74, 82, and 140 for the PDV packaged device and H3, H17, R9, and V11 for the GHK packaged device.

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

### 8.3 Electrical Characteristics Over Recommended Operating Conditions (unless otherwise noted)

PARAMETER	PINS	OPERATION	TEST CONDITIONS	MIN	MAX	UNIT
V <sub>OH</sub> High-level output voltage	PCI	3.3 V	I <sub>OH</sub> = -0.5 mA	0.9 V <sub>CC</sub>		V
		5 V	I <sub>OH</sub> = -2 mA	2.4		
	PC Card	3.3 V	I <sub>OH</sub> = -0.15 mA	0.9 V <sub>CC</sub>		
		5 V	I <sub>OH</sub> = -0.15 mA	2.4		
	Miscellaneous		I <sub>OH</sub> = -4 mA	V <sub>CC</sub> -0.6		
V <sub>OL</sub> Low-level output voltage	PCI	3.3 V	I <sub>OL</sub> = 1.5 mA	0.1 V <sub>CC</sub>		V
		5 V	I <sub>OL</sub> = 6 mA	0.55		
	PC Card	3.3 V	I <sub>OL</sub> = 0.7 mA	0.1 V <sub>CC</sub>		
		5 V	I <sub>OL</sub> = 0.7 mA	0.55		
	Miscellaneous		I <sub>OL</sub> = 4 mA	0.5		
SERR		I <sub>OL</sub> = 12 mA	0.5			
I <sub>OZL</sub> 3-state, high-impedance low-level output current	Output pins	3.6 V	V <sub>I</sub> = V <sub>CC</sub>		-1	μA
		5.25 V	V <sub>I</sub> = V <sub>CC</sub>		-1	
I <sub>OZH</sub> 3-state, high-impedance high-level output current	Output pins	3.6 V	V <sub>I</sub> = V <sub>CC</sub> <sup>†</sup>		10	μA
		5.25 V	V <sub>I</sub> = V <sub>CC</sub> <sup>†</sup>		25	
I <sub>IL</sub> Low-level input current	Input pins		V <sub>I</sub> = GND		-1	μA
	I/O pins		V <sub>I</sub> = GND		-10	
I <sub>IH</sub> <sup>§</sup> High-level input current	Input pins	3.6 V	V <sub>I</sub> = V <sub>CC</sub> <sup>‡</sup>		10	μA
		5.25 V	V <sub>I</sub> = V <sub>CC</sub> <sup>‡</sup>		20	
	I/O pins	3.6 V	V <sub>I</sub> = V <sub>CC</sub> <sup>‡</sup>		10	
		5.25 V	V <sub>I</sub> = V <sub>CC</sub> <sup>‡</sup>		25	
	Fail-safe pins	3.6 V	V <sub>I</sub> = V <sub>CC</sub>		10	

<sup>†</sup> For PCI pins, V<sub>I</sub> = V<sub>CCP</sub>. For PC Card pins, V<sub>I</sub> = V<sub>CC(A/B)</sub>. For miscellaneous pins, V<sub>I</sub> = V<sub>CCI</sub>

<sup>‡</sup> For I/O pins, input leakage (I<sub>IL</sub> and I<sub>IH</sub>) includes I<sub>OZ</sub> leakage of the disabled output.

<sup>§</sup> I<sub>IH</sub> is not tested in these pins: 16, 43, 45, 47, 48, 49, 50, 56, 58, 61, 68, 69, 70, 71, 72, 74, 82, 107, 108, 109, 111, 114, 115, 122, 124, 127, 134, 135, 136, 137, 138, 140, and 150 for the PDV packaged device and F17, H3, H17, H19, J14, J15, J17, J18, L14, L18, M14, M19, N5, N19, P1, P5, P6, P7, P15, P17, P19, R1, R2, R7, R9, R18, U8, V8, V9, V11, W5, W8, and W9 for the GHK packaged device because they are pulled up with internal resistors.

### 8.4 PCI Clock/Reset Timing Requirements Over Recommended Ranges Of Supply Voltage And Operating Free-air Temperature

PARAMETER	ALTERNATE SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>c</sub> Cycle time, PCLK	t <sub>cyc</sub>		30		ns
t <sub>wH</sub> Pulse duration (width), PCLK high	t <sub>high</sub>		11		ns
t <sub>wL</sub> Pulse duration (width), PCLK low	t <sub>low</sub>		11		ns
Δv/Δt Slew rate, PCLK	t <sub>r</sub> , t <sub>f</sub>		1	4	V/ns
t <sub>w</sub> Pulse duration (width), RSTIN	t <sub>rst</sub>		1		ms
t <sub>su</sub> Setup time, PCLK active at end of $\overline{\text{RSTIN}}$	t <sub>rst-clk</sub>		100		μs

## 8.5 PCI Timing Requirements Over Recommended Ranges of Supply Voltage and Operating Free-air Temperature

This data sheet uses the following conventions to describe time (  $t$  ) intervals. The format is  $t_A$ , where *subscript A* indicates the type of dynamic parameter being represented. One of the following is used:  $t_{pd}$  = propagation delay time,  $t_d$  = delay time,  $t_{su}$  = setup time, and  $t_h$  = hold time.

PARAMETER		ALTERNATE SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT
$t_{pd}$	Propagation delay time, See Note 4	$t_{val}$	$C_L = 50$ pF, See Note 4		11	ns
		$t_{inv}$		2		
$t_{en}$	Enable time, high impedance-to-active delay time from PCLK	$t_{on}$		2		ns
$t_{dis}$	Disable time, active-to-high impedance delay time from PCLK	$t_{off}$			28	ns
$t_{su}$	Setup time before PCLK valid	$t_{su}$		7		ns
$t_h$	Hold time after PCLK high	$t_h$		0		ns

NOTE 4: PCI shared signals are AD31–AD0, C/BE3–C/BE0, FRAME, TRDY, IRDY, STOP, IDSEL, DEVSEL, and PAR.