


T-16-09 加急出货

## iPLD610/85C060 FAST 16-MACROCELL CMOS PLD


**Function, Pin, and JEDEC Compatible with EP600, EP610,  
EP610A, EP630, PALCE610, 85C060 and 5C060 PLDs**

- $t_{PD}$  10 ns, 100 MHz Counter Frequency (w/Internal Feedback)
  - Clocking Speed Same as -7 ns PAL\* (74 MHz w/External Feedback)
  - $I_{CC} = 105$  mA max. @ 1 MHz
  - 16 Macrocells with Programmable I/O Architecture (Register/Combinatorial). Registers Configurable as D/T/JK/RS Types
  - Up to 20 Inputs (4 Dedicated and 16 I/O)
  - 8 P-Terms, Selectable SOP Invert, Clear and OE P-Terms for Each Macrocell
  - Programmable Clock System with 2 Synchronous Clocks and Asynchronous Clocking Option on all Registers
  - Extensive Software and Programming Support via Intel and Third Party Tools
  - 1-Micron CHMOS\* III-E EPROM Technology
  - Programmable Low-Power Option for "Standby" Operation; 20  $\mu$ A Typ. in Standby Mode
  - Programmable "Security Bit" Allows Total Protection of Proprietary Designs
  - 100% Generically Tested Logic Array
  - Available in 300-mil 24-Pin PDIP and 28 Pin PLCC Packages
  - 85C060 also Available in 24-Pin CerDIP Package
- (See Packaging Specifications Order Number #240800-01, Package Type N and P)

2



290455-1



290455-2

Figure 1. iPLD610 Pin Configurations



85C060


All information in this document that refers to the iPLDxxx is identical to that of the 85C060.

INTRODUCTION

The iPLD610 is a high-performance, high-integration, general-purpose CMOS PLD. The iPLD610 PLD (Programmable Logic Device) accommodates logic functions with up to 20 inputs and 16 I/O macrocells. Each I/O macrocell includes 8 product-terms (p-terms) for input, a separate clear p-term, and an output enable/asynchronous clock p-term. The iPLD610 is function-, pin-, and JEDEC-compatible with the EP600, EP610, EP610A, EP630, PALCE610, 85C060 and 5C060 PLDs. With a clock-

ing speed of 74 MHz (w/external feedback) the iPLD610 offers a higher integration, lower power alternative to registered - 7 ns PALs/GALS.

The iPLD610 uses CHMOS EPROM (floating gate) cells as logic control elements instead of fuses. The CHMOS EPROM technology reduces power consumption in comparison to bipolar devices without sacrificing speed performance. In addition, Intel's advanced CHMOS III-E EPROM process technology enables higher logic densities to be achieved with superior speed and low-power performance over other comparable devices. Intel's  $\mu$ PLDs add the benefits of "zero" stand-by power not available on other programmable logic devices. EPROM technology allows these devices to be 100% factory tested by programming and erasing all the EPROM logic control elements.



290455-3

Figure 2. iPLD610 Global Architecture

The architecture of the iPLD610 is based on the "Sum of Products" PLA (Programmable Logic Array) structure with a programmable AND array feeding into a fixed OR array. The device accommodates combinational and sequential logic functions. A programmable I/O architecture provides individual selection of either combinatorial or registered output and feedback signals all with selectable polarity.

A feature unique to the iPLD610 is the ability to individually program the output registers as a D-, T-, SR-, or JK-type Flip-Flop without sacrificing the utilization of programmable AND logic. Each output register can be individually clocked from any of the input or feedback paths available within the AND array. With these features, a wide variety of logic functions can be simultaneously implemented—all on the same device.

## ARCHITECTURE DESCRIPTION

Externally, the iPLD610 has 4 dedicated data input pins, 16 I/O pins that may be configured for input, output, or bidirectional operations, and 2 synchronous clock inputs. The iPLD610 is contained in a 24-pin ceramic windowed or OTP plastic (300 mils) or 28-lead OTP J-leaded chip carrier package.

The basic Macrocell architecture for the iPLD610 is shown in Figure 3. The iPLD610 has 16 of these Macrocells (one for each I/O pin). The Macrocell is organized in the familiar sum-of-products structure with a programmable AND array attached to a fixed OR term. The inputs to the programmable AND array originate from the true and complement signals from each of the dedicated input pins and each of the I/O control blocks. The 40-input AND array of the iPLD610 feeds 160 AND gates (product terms) which are distributed among the 16 Macrocells in the device.

2




Figure 3. iPLD610 Macrocell Architecture

290455-4

intel.

iPLD610/85C060

T-46-19-09

INTEL CORP (MEMORY/PLD)/

56E D

4826176 0077501 157 ITL2

Each Macrocell contains ten product terms. Eight of the ten product terms (AND gates) are dedicated for the SOP logic implementation. One product term on each Macrocell is used for RESET control to the output register associated with the Macrocell. The final product term is used for OE/Asynchronous Clock implementation.

Within the AND array, there is an EPROM connection at every intersection of an input signal (true and complement) and a product term to a given Macrocell. Before programming an erased device, every EPROM connection is made at every intersection. But during the programming process, these connections are opened so that only the desired connections remain. Therefore, the true or complement of any input signal can be connected to any product term. If both the true and complement connections of any signal are left intact, a logical false results on the output of the AND gate. However, if both the true and complement connections are open, then a logic "don't care" results on the AND gate. Lastly, if all the inputs of a product term are programmed open, then a logical true results on the output of the AND gate.

The iPLD610 has two dedicated clock inputs to provide synchronous clock signals to the internal registers. Each of the clock signals controls half the total registers within the given device. For example, CLK1 provides synchronous clocking to the registers in Macrocells in the left half of the array while CLK2 controls the registers associated with Macrocells in the right half of the array. The advanced I/O architecture allows for any number of the registers to be synchronously clocked (from none to all). Both of the dedicated clock inputs latch the data into a given register when triggered on a positive edge.

## MACROCELL ARCHITECTURE SELECTION

The iPLD610 architecture provides each Macrocell with over 50 different possible I/O register configurations. Each I/O pin can be configured for combinatorial or registered output (true or complement) with feedback. In addition, four different types of output registers can be implemented on I/O pin without any additional logic requirements. The feedback mechanism for each register back into the AND array can be programmed to provide for either registered feedback from the Macrocell or input feedback (treating the pin as an input). Another advantage of the advanced I/O capability of the iPLD610 is the ability to individually clock each internal register from asynchronous clock signals.

## Invert Select EPROM Bit

The Invert Select EPROM bit is used to invert the product term input into the register. This applies to all inputs including double inputs on the JK and SR registers.

## REGISTER SELECTION

The advanced I/O architecture of the iPLD610 allows four different register types along with combinatorial output as illustrated in Figure 4a. The register types include a T, D, JK, or SR Flip-Flop and each Macrocell I/O structure may be independently configured. In addition, all registers have an individual asynchronous RESET control from a dedicated product term derived in the AND array. When this dedicated product term is a logical one, the Macrocell register is immediately cleared to a logical zero independent of the register clock. The RESET function occurs automatically on power-up.

## Output Register Configuration

The four different register types shown in Figure 4b-4e are described below.

### D- or T-type Flip-Flops

When either a D- or T-type Flip-Flop is configured as part of the I/O structure, all eight of the product terms into the Macrocell are ORed together and fed into the register input.

### JK or SR Registers

When either a JK or SR register is configured, the eight product terms are shared among two OR gates (one for the J or S input and the other for the K or R input). The allocation for these product terms for each of the register inputs is optimized by the PLDshell Plus software.

## OUTPUT/FEEDBACK

The Output Select Multiplexer allows for either registered, combinatorial or no output.

The Feedback Select Multiplexer EPROM bit enables registered, I/O (using the pin for bidirectional input or just input), or no feedback to the AND array.

The Feedback Select is also important for building equations with more than 8 product terms. The 8-product product term of a Macrocell can be fed back into the AND array and combined with still more signals to create a much larger product term (of more than 8-inputs). If the feedback term is not to be used as an output, the associated Macrocell pin

should be left floating (no connect) when assembled onto a circuit board.

Any I/O pin may be configured as a dedicated input by selecting no output and pin feedback through the appropriate multiplexers.




Figure 4a. Combinatorial I/O Configuration




Figure 4b. D-Type Flip-Flop Register Configuration




Figure 4c. Toggle Flip-Flop Register Configuration




Figure 4d. JK Flip-Flop Register Configuration




Figure 4e. SR Flip-Flop Register Configuration



## Output Enable (OE)/Clock Selection

Two modes of operation are provided by the OE/CLK Select Multiplexer as a part of each Macrocell. One mode provides for three-state buffering of outputs while in the other mode, the outputs are always enabled. The operation of the OE/CLK Select Multiplexer sets the mode within a given Macrocell. Therefore, the output mode can be selected individually on every output. Figure 5 illustrates the two modes of OE/CLK operation.

### MODE 0: THREE-STATE BUFFERING

In Mode 0, the three-state output buffer is controlled by a single product term originating from the AND array. The output is enabled when the product term is a logical true. Conversely, the output appears as high impedance when the product term is a logical false as shown in Table 1. In Mode 0, the Macrocell Flip-Flop is connected to its associated synchronous clock (either CLK1 or CLK2 depending upon the Macrocell's location within the device). Thus, the Macrocell Flip-Flop may be clocked by its respective synchronous clock but its output will not become valid until the output is enabled.

**Table 1. Mode 0 Output Selection**

Product Term	Output Buffer
FALSE	Three-State
TRUE	Enabled

### MODE 1: OUTPUT BUFFER ENABLED

In Mode 1, the Output Buffer is always enabled. In addition, the Macrocell Flip-Flop is connected to the

AND array. The Macrocell Flip-Flop may now be triggered from an asynchronous clock signal generated by the AND array logic to the OE/CLK multiplexable term. Mode 1 allows the Macrocell Flip-Flops to be individually clocked from any of the available signals in the AND array. Since both true and complement values appear in the AND array, the Flip-Flop may be clocked by any positive- or negative-going signals at any input pin. Gated clock structures can be created since the Flip-Flop clock is created by a product term.


### AUTOMATIC STAND-BY MODE

The iPLD610 contains a programmable bit, the Turbo Bit, that optimizes operation for speed or for power savings. When the Turbo Bit is programmed (TURBO = ON), the device is optimized for maximum speed. When the Turbo Bit is not programmed (TURBO = OFF), the device is optimized for power savings by entering standby mode during periods of inactivity.

Figure 6 shows the device entering standby mode approximately 100 ns after the last input transition. When the next input transition is detected, the device returns to active mode. Wakeup time adds an additional 25 ns to the propagation delay through the device as measured from the first input. No delay will occur if an output is dependent on more than one input and the last of the inputs changes after the device has returned to active mode.

After erasure, the Turbo Bit is unprogrammed (OFF); automatic standby mode is enabled. When the Turbo Bit is programmed (ON), the device never enters standby mode.





2

Figure 5. Output Enable/Clock Configuration




Figure 6. iPLD610 Standby and Active Mode Transitions

## Erased-State Configuration

Prior to programming, the I/O structure is configured for combinatorial active low output with input (pin) feedback.

## PROGRAMMING CHARACTERISTICS

Initially, all the EPROM control bits of the iPLD610 are connected (in the "1" state). Each of the connected control bits are selectively disconnected by programming the EPROM cells into their "0" state. Programming voltage and waveform specifications are available by request from Intel to support programming of the iPLD610.

## Intelligent Programming Algorithm

The iPLD610 supports the Intelligent Programming Algorithm which rapidly programs Intel PLDs using an efficient and reliable method. This method ensures reliability as the incremental program margin of each bit is continually monitored to determine when the bit has been successfully programmed.

## FUNCTIONAL TESTING

Since the logical operation of the iPLD610 is controlled by EPROM elements, the device is completely testable. Each programmable EPROM bit controlling the internal logic is tested using application-independent test program patterns. After testing, the devices are erased before shipment to customers. No post-programming tests of the EPROM array are required.

The testability and reliability of EPROM-based programmable logic devices is an important feature over similar devices based on fuse technology. Fuse-based programmable logic devices require a user to perform post-programming tests to insure proper programming. These tests must be done at the device level because of the cumulative error effect. For example, a board containing ten devices each possessing a 2% device fallout translates into an 18% fallout at the board level (it should be noted that programming fallout of fuse-based programmable logic devices is typically 2% or higher).

## DESIGN RECOMMENDATIONS

For proper operation, it is recommended that all input and output pins be constrained to the voltage range  $GND < (V_{IN} \text{ or } V_{OUT}) < V_{CC}$ . Unused inputs and I/Os should be tied to  $V_{CC}$  or GND to minimize device power consumption. Reserved pins (as indicated in the logic compiler REPORT file) should be left floating (no connect) so that the pin can attain the appropriate logic level. A power supply decoupling capacitor of at least 0.2  $\mu\text{F}$  must be connected directly between  $V_{CC}$  and GND pins of the device.

As with all CMOS devices, ESD handling procedures should be used with the iPLD610 to prevent damage to the device during programming, assembly, and test.

## DESIGN SECURITY

A single EPROM bit provides a programmable design security feature that controls the access to the data programmed into the device. If this bit is set, a proprietary design within the device cannot be copied. This EPROM security bit enables a higher degree of design security than fused-based devices since programmed data within EPROM cells is invisible even to microscopic evaluation. The EPROM security bit, along with all the other EPROM control bits, will be reset by erasing the device.

## LATCH-UP IMMUNITY

All of the input, I/O, and clock pins of the iPLD610 have been designed to resist latch-up which is inherent in inferior CMOS structures. The iPLD610 is designed with Intel's proprietary CHMOS II-E EPROM process. Thus, each of the pins will not experience latch-up with currents up to  $\pm 100$  mA and voltages ranging from  $-1V$  to  $(V_{CC} + 1V)$ . Furthermore, the programming pin is designed to resist latch-up to the 13.5V maximum device limit.

## DEVELOPMENT SOFTWARE

### Third Party Support

The iPLD610 is supported by third-party logic compilers such as ABEL\*, CUPL\*, PLDesigner\*, Log/IC,

etc. Programming support is provided by third-party programmer companies such as Data I/O, Logical Devices, STAG, etc. Please refer to the "Third-Party Support" lists in the *Programmable Logic* handbook for complete information and vendor contacts.

### PLDshell Plus

PLDshell Plus design software is Intel's new, user-friendly design tool for PLD design. PLDshell Plus allows user's to incorporate their preferred text editor, programming software, and additional design tools into a easy-to-use, menued design environment that includes Intel's PLDasm™ logic compiler and simulation software along with disassembly, conversion, and translation utilities. The PLDasm compiler and simulator software accepts industry-standard PDS source files that express designs as Boolean equations, truth tables, or state machines. On-line help, datasheet briefs, technical notes, and error message information, along with waveform viewing/printing capability make the design task as easy as possible. PLDshell Plus software is available from Intel Literature channels or from your local Intel sales representative. Order #468810.

Tools that support schematic capture and timing simulation for the iPLD610 are available. Support under iPLS II is still available. Please refer to the "Development Tools" section of the *Programmable Logic* handbook.

2



## ADF PRIMITIVES SUPPORTED

The following ADF primitives are supported by this device:

INP	JOJF
CONF	JONF
COIF	SONF
RONF	SOSF
RORF	TOIF
ROIF	TONF
NORF	TOTF
NOJF	CLKB
NOSF	
NOTF	

## ORDERING INFORMATION

f <sub>CNT1</sub> (MHz)	f <sub>CNT2</sub> (MHz)	t <sub>PD</sub> (ns)	Order Code	Package	Operating Range
74	100	10	P PLD610-10	PDIP	Commercial
			N PLD610-10	PLCC	Commercial
			D85C060-10	*CerDIP	Commercial
			P85C060-10	PDIP	Commercial
			N85C060-10	PLCC	Commercial
66	83.3	12	P PLD610-12	PDIP	Commercial
			N PLD610-12	PLCC	Commercial
			P85C060-12	PDIP	Commercial
			N85C060-12	PLCC	Commercial
50	66	15	P PLD610-15	PDIP	Commercial
			N PLD610-15	PLCC	Commercial
			D85C060-15	*CerDIP	Commercial
			P85C060-15	PDIP	Commercial
			N85C060-15	PLCC	Commercial
			TD85C060-15	*CerDIP	Industrial
TN85C060-15	PLCC	Industrial			
40	40	25	P PLD610-25	PDIP	Commercial
			N PLD610-25	PLCC	Commercial
			D85C060-25	*CerDIP	Commercial
			P85C060-25	PDIP	Commercial
			N85C060-25	PLCC	Commercial
			TD85C060-25	*CerDIP	Industrial
			TN85C060-25	PLCC	Industrial

\*Windowed CerDIP package allows UV erase.



### ABSOLUTE MAXIMUM RATINGS\*

Symbol	Parameter	Min	Max	Units
V <sub>CC</sub>	Supply Voltage(1)	-2.0	7.0	V
V <sub>PP</sub>	Programming Supply Voltage(1)	-2.0	13.5	V
V <sub>I</sub>	DC Input Voltage(1)(2)	-0.5	V <sub>CC</sub> + 0.5	V
t <sub>stg</sub>	Storage Temperature	-65	+150	°C
t <sub>amb</sub>	Ambient Temperature(3)	-10	+85	°C

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### NOTES:

1. Voltages with respect to ground.
2. Minimum DC input is -0.5V. During transitions, the inputs may undershoot to -2.0V or overshoot to +7.0V for periods less than 20 ns under no load conditions.
3. Under bias. Extended temperature versions are also available.

### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage	4.75	5.25	V
V <sub>IN</sub>	Input Voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output Voltage	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature	0	+70	°C
t <sub>R</sub>	Input Rise Time		500	ns
t <sub>F</sub>	Input Fall Time		500	ns

2


### D.C. CHARACTERISTICS T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5.0V ± 5%

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
V <sub>IH</sub> (4)	HIGH Level Input Voltage	2.0		V <sub>CC</sub> + 0.3	V	
V <sub>IL</sub> (4)	LOW Level Input Voltage	-0.3		0.8	V	
V <sub>OH</sub>	HIGH Level Output Voltage	2.4			V	I <sub>O</sub> = -4.0 mA DC, V <sub>CC</sub> = Min.
V <sub>OL</sub> (5)	LOW Level Output Voltage			0.45	V	I <sub>O</sub> = 12.0 mA DC, V <sub>CC</sub> = Min.
I <sub>I</sub>	Input Leakage Current	-10		10	μA	V <sub>CC</sub> = Max., GND < V <sub>IN</sub> < V <sub>CC</sub>
I <sub>OZ</sub>	Output Leakage Current	-10		10	μA	V <sub>CC</sub> = Max., GND < V <sub>OUT</sub> < V <sub>CC</sub>
I <sub>SC</sub> (6)	Output Short Circuit Current	-30		-120	mA	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.5V
I <sub>SB</sub> (7)	Standby Current		20	150	μA	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub> or GND, Standby Mode
I <sub>CC</sub>	Power Supply Current (See I <sub>CC</sub> vs. Freq. Graph)		3	8	mA	V <sub>CC</sub> = Max, V <sub>IN</sub> = V <sub>CC</sub> or GND, No Load, f <sub>IN</sub> = 1 MHz, Device Prog. as 16-Bit Counter, Turbo = Off
			65	105	mA	Turbo = On, f <sub>IN</sub> = 1 MHz
I <sub>CCI</sub>	Industrial Temperature Power Supply Current			150	mA	Turbo = On, f <sub>IN</sub> = 1 MHz

#### NOTES:

4. Absolute values with respect to device GND; all over and undershoots due to system or tester noise are included.
5. Maximum DC I<sub>OL</sub> for the device is 64 mA for CLK1 group I/O. 1-I/O.8 and 64 mA for CLK2 group I/O.9-I/O.16.
6. Not more than 1 output should be tested at a time. Duration of that test must not exceed 1 second.
7. In Non-Turbo Mode (TURBO = OFF), device enters standby mode approximately 75 ns after the last input transition. I<sub>SB</sub> is measured with the window covered (CerDIP).


**SWITCHING TEST CIRCUIT**



290455-13

Specification	S <sub>1</sub>	C <sub>L</sub>	Commercial		Measured Output Value
			R <sub>1</sub>	R <sub>2</sub>	
t <sub>PD</sub>	Closed	30 pF	200Ω	330Ω	1.5V
t <sub>PZX</sub>	Z → H: Open Z → L: Closed				1.5V
t <sub>PXZ</sub>	H → Z: Open L → Z: Closed	5 pF			H → Z: V <sub>OH</sub> - 0.5V L → Z: V <sub>OL</sub> + 0.5V

**A.C. TESTING INPUT, OUTPUT WAVEFORM**



**CAPACITANCE** (T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = 5.0V ± 5%)(8)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
C <sub>IN</sub>	Input Capacitance		5	8	pF	V <sub>IN</sub> = 0V, f = 1.0 MHz
C <sub>IO</sub>	I/O Capacitance		6	8	pF	V <sub>OUT</sub> = 0V, f = 1.0 MHz
C <sub>CLK</sub>	CLK Capacitance		8	10	pF	V <sub>IN</sub> = 0V, f = 1.0 MHz
C <sub>VPP</sub>	V <sub>PP</sub> Pin Capacitance		10	12	pF	V <sub>PP</sub> on CLK2, f = 1.0 MHz

**NOTE:**  
 8. These values are evaluated during initial characterization and whenever design modifications occur that may affect capacitance.



T-46-19-09

**COMBINATORIAL MODE A.C. CHARACTERISTICS**(T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = 5.0V ± 5%)(9)

Symbol	Parameter	IPLD610-10			IPLD610-15			IPLD610-25			Non-Turbo <sup>(10)</sup> Mode	Units
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
t <sub>PD1</sub> <sup>(11)</sup>	Input to Output Valid			10			15			25	+ 25	ns
t <sub>PD2</sub> <sup>(11)</sup>	I/O to Output Valid			10			15			25	+ 25	ns
t <sub>PZX</sub> <sup>(12)</sup>	Input or I/O to Output Enable			15			18			25	+ 25	ns
t <sub>PXZ</sub> <sup>(12)</sup>	Input or I/O to Output Disable			13			18			25	+ 25	ns
t <sub>CLR</sub>	Input or I/O to Asynch. Reset			13			18			25	+ 25	ns

**NOTES:**9. Typical values are at T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5V, Active Mode.

10. If device is operated in Non-Turbo Mode (TURBO = OFF), and the device is inactive for approx. 75 ns, increase time by amount shown.

11. Measured with eight outputs switching. See t<sub>PD</sub> vs. Number of Outputs Switching graph.12. t<sub>PZX</sub> and t<sub>PXZ</sub> are measured at ± 0.5V from steady state voltage as driven by spec. output load.

13. Measured with device configured as a 16-bit counter.

**REGISTER MODE—SYNCHRONOUS CLOCK A.C. CHARACTERISTICS**T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5.0V ± 5%<sup>(9)</sup>

Symbol	Parameter	IPLD610-10			IPLD610-15			IPLD610-25			Non-Turbo <sup>(10)</sup> Mode	Units
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
f <sub>CNT1</sub> <sup>(13)</sup>	Max. Counter Frequency 1/(t <sub>SU</sub> + t <sub>CO1</sub> )—Ext. Feedback	74	85		50	66		40	50			MHz
f <sub>CNT2</sub> <sup>(13)</sup>	Max. Counter Frequency 1/(t <sub>CNT</sub> )—Internal Feedback	100	111		66	75		40	66			MHz
f <sub>MAX</sub>	Max. Frequency (Pipelined) 1/(t <sub>CP</sub> )—No Feedback	111	120		83.3	100		66	80			MHz
t <sub>SU</sub>	Input or I/O Setup Time to CLK	7			12			15			+ 25	ns
t <sub>H</sub>	Input or I/O Hold Time from CLK	0			0			0				ns
t <sub>CO1</sub> <sup>(13)</sup>	CLK High to Output Valid			6.5			8			10		ns
t <sub>CO2</sub>	CLK High to Output Valid Fed through Comb. Macrocell			14			20			30	+ 25	ns
t <sub>CNT</sub> <sup>(13)</sup>	Macrocell Output Feedback to Macrocell Input—Internal Path			10			15			25	+ 25	ns
t <sub>CL</sub> ↗	CLK Low Time	4			5			6				ns
t <sub>CH</sub>	CLK High Time	4			5			6				ns
t <sub>CP</sub>	CLK Period	9			12			15				ns


2

**REGISTER MODE—ASYNCHRONOUS CLOCK A.C. CHARACTERISTICS**


T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5.0V ± 5%(9)

Symbol	Parameter	IPLD610-10			IPLD610-15			IPLD610-25			Non-Turbo <sup>(10)</sup> Mode	Units
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
f <sub>ACNT1</sub> <sup>(13)</sup>	Max. Counter Frequency 1/(t <sub>ASU</sub> + t <sub>ACO1</sub> )—Ext. Feedback	71.4	80		50	66		33.3	40			MHz
f <sub>ACNT2</sub> <sup>(13)</sup>	Max. Counter Frequency 1/(t <sub>ACNT</sub> )—Internal Feedback	100	111		66	75		40	50			MHz
f <sub>AMAX</sub>	Max. Frequency (Pipelined) 1/(t <sub>ACP</sub> )—No Feedback	100	111		66	75		50	66			MHz
t <sub>ASU</sub>	Input or I/O Setup Time to Asynch. CLK	2			4			5			+ 25	ns
t <sub>AH</sub>	Input or I/O Hold Time from Asynch. CLK	3			6			8				ns
t <sub>ACO1</sub> <sup>(13)</sup>	Asynch. CLK High to Output Valid			12			16			25	+ 25	ns
t <sub>ACO2</sub>	Asynch. CLK High to Output Valid Fed through Comb. Macrocell			20			30			45	+ 25	ns
t <sub>ACNT</sub>	Macrocell Output Feedback to Macrocell Input—Internal Path			10			15			25	+ 25	ns
t <sub>ACL</sub>	Asynch. CLK Low Time	4			6			7				ns
t <sub>ACH</sub>	Asynch. CLK High Time	4			6			7				ns
t <sub>ACP</sub>	Asynch. CLK Period	10			15			20				ns

**COMBINATORIAL MODE**





**ASYNCHRONOUS REGISTERED MODE**







**SYNCHRONOUS REGISTERED MODE**




2



**INPUT/OUTPUT EQUIVALENT SCHEMATICS**



IPLD610 Output Current in Relation to Voltage



290455-22


CONDITIONS:

$T_A = +80^\circ\text{C}$   
 $V_{CC} = 4.75\text{V}$

POWER-UP RESET CHARACTERISTICS


Symbol	Parameter	Value
$t_{PR}$	Power-Up Reset	1000 ns Max.
$V_{ON}$	Turn-On Voltage	4.75V

POWER-UP RESET



290455-23

IPLD610  $t_{PD}$  vs No. of Outputs Switching



290455-24

CONDITIONS:

$T_A = 70^\circ\text{C}$ ,  $V_{CC} = 4.75\text{V}$ ,  $C_L = 30\text{ pF}$

Power-Up Reset

Internal power-up reset circuits ensure that all flip-flops will be reset to a logic 0 after the device has powered up. Because  $V_{CC}$  rise can vary significantly from one application to another,  $V_{CC}$  rise must be monotonic.

PACKAGE/TECHNOLOGY SPECIFICATIONS

Description	Specification
$\Theta_{JA}$ —Junction-to-Ambient Thermal Resistance	59.5°C/W—CerDIP 67°C/W—PDIP 64.5°C/W—PLCC
$\Theta_{JC}$ —Junction-to-Case Thermal Resistance	18°C/W—CerDIP 22°C/W—PDIP 16°C/W—PLCC
$I_{CC\ Hot}$ —Ambient @70°C	80 mA
$I_{CC\ Typical}$ —Ambient @25°C	80 mA
Process	CHMOS IIIIE, PX 29.5

**intel.**

**iPLD610/85C060**

INTEL CORP (MEMORY/PLD/ 56E D ■ 4826176 0077516 688 ■ ITL2

**REVISION SUMMARY**

**T-46-19-09**

This data sheet combines the 85C060 information from 290246-005 and the iPLD610 information from 290246-006. The two parts are architecturally the same.