

# 8088

8-Bit Microprocessor CPU  
iAPX86 Family  
FINAL

## DISTINCTIVE CHARACTERISTICS

- 8-bit data bus, 16-bit internal architecture
- Directly addresses 1 Mbyte of memory
- Software compatible with 8086 CPU
- Byte, word, and block operations
- 24 operand addressing modes
- Powerful instruction set
- Efficient high level language implementation
- Three speed options: 5MHz 8088  
8MHz 8088-2  
10MHz 8088-1


## GENERAL DESCRIPTION

The 8088 CPU is an 8-bit processor designed around the 8086 internal structure. Most functions of the 8088 are identical to the equivalent 8086 functions. The pinout is slightly different. The 8088 handles the external bus the same way the 8086 does, but it handles only 8 bits at a time. Sixteen-bit words are fetched or written in two

consecutive bus cycles. Both processors will appear identical to the software engineer, with the exception of execution time.


The 8088 is made with N-channel silicon gate technology and is packaged in a 40-pin Plastic dip, CERDIP or Plastic Leaded Chip Carrier.

## BLOCK DIAGRAM



### CONNECTION DIAGRAMS

#### Top View



CD005520

CD010680


Note: Pin 1 is marked for orientation.

## ORDERING INFORMATION

### Commodity Products

AMD commodity products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Temperature Range
- b. Package Type
- c. Device Number
- d. Speed Option
- e. Optional Processing



#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

Valid Combinations	
P, N	8088
	8088-2
	8088-1
D	8088B, 8088
	8088-2B, 8088-2
	8088-1B
ID	8088B
	8088-2B

### MILITARY ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:

- a. Device Number
- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations	
8088	/BQA
8088-2	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### Group A Tests

Group A tests consist of Subgroups  
1, 2, 3, 7, 8, 9, 10, 11.

## PIN DESCRIPTION

The following pin function descriptions are for 8088 systems in either minimum or maximum mode. The "local bus" in these descriptions is the direct multiplexed bus interface connection to the 8088 (without regard to additional bus buffers).

Pin No.*	Name	I/O	Description																		
9-16	AD <sub>7</sub> -AD <sub>0</sub>	I/O	Address Data Bus. These lines constitute the time multiplexed memory/I/O address (T <sub>1</sub> ) and data (T <sub>2</sub> , T <sub>3</sub> , T <sub>W</sub> and T <sub>4</sub> ) bus. These lines are active HIGH and float to three-state OFF during interrupt acknowledge and local bus "hold acknowledge."																		
39, 2-8	A <sub>15</sub> -A <sub>8</sub>	O	Address Bus. These lines provide address bits 8 through 15 for the entire bus cycle (T <sub>1</sub> -T <sub>4</sub> ). These lines do not have to be latched by ALE to remain valid. A <sub>15</sub> -A <sub>8</sub> are active HIGH and float to 3-state OFF during interrupt acknowledge and local bus "hold acknowledge."																		
35-38	A <sub>19</sub> /S <sub>6</sub> , A <sub>18</sub> /S <sub>5</sub> , A <sub>17</sub> /S <sub>4</sub> , A <sub>16</sub> /S <sub>3</sub>	O	Address/Status. During T <sub>1</sub> , these are the four most significant address lines for memory operations. During I/O operations, these lines are LOW. During memory and I/O operations, status information is available on these lines during T <sub>2</sub> , T <sub>3</sub> , T <sub>W</sub> and T <sub>4</sub> . S <sub>6</sub> is always LOW. The status of the interrupt enable flat bit (S <sub>5</sub> ) is updated at the beginning of each clock cycle. S <sub>4</sub> and S <sub>3</sub> are encoded as shown.  This information indicates which segment register is presently being used for data accessing.  These lines float to three-state OFF during local bus "hold acknowledge."  <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>S<sub>4</sub></th> <th>S<sub>3</sub></th> <th>Characteristics</th> </tr> </thead> <tbody> <tr> <td>0 (LOW)</td> <td>0</td> <td>Alternate Data</td> </tr> <tr> <td>0</td> <td>1</td> <td>Stack</td> </tr> <tr> <td>1 (HIGH)</td> <td>0</td> <td>Code or None</td> </tr> <tr> <td>1</td> <td>1</td> <td>Data</td> </tr> <tr> <td colspan="3">S<sub>6</sub> is 0 (LOW)</td> </tr> </tbody> </table>	S <sub>4</sub>	S <sub>3</sub>	Characteristics	0 (LOW)	0	Alternate Data	0	1	Stack	1 (HIGH)	0	Code or None	1	1	Data	S <sub>6</sub> is 0 (LOW)		
S <sub>4</sub>	S <sub>3</sub>	Characteristics																			
0 (LOW)	0	Alternate Data																			
0	1	Stack																			
1 (HIGH)	0	Code or None																			
1	1	Data																			
S <sub>6</sub> is 0 (LOW)																					
32	RD	O	Read. Read strobe indicates that the processor is performing a memory or I/O read cycle, depending on the state of the IO/ $\bar{M}$ pin or S <sub>2</sub> . This signal is used to read devices which reside on the 8088 local bus. RD is active LOW during T <sub>2</sub> , T <sub>3</sub> and T <sub>W</sub> of any read cycle and is guaranteed to remain HIGH in T <sub>2</sub> until the 8088 local bus has floated.  This signal floats to 3-state OFF in "hold acknowledge."																		
22	READY	I	READY. The acknowledgment from the addressed memory or I/O device that it will complete the data transfer. The RDY signal from memory or I/O is synchronized by the 8284 clock generator to form READY. This signal is active HIGH. The 8088 READY input is not synchronized. Correct operation is not guaranteed if the set-up and hold times are not met.																		
18	INTR	I	Interrupt Request. A level-triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored to via an interrupt vector lookup table located in system memory. It can be internally masked by software resetting the interrupt enable bit. INTR is internally synchronized. This signal is active HIGH.																		
23	TEST	I	TEST. Input is examined by the "wait for test" instruction. If the TEST input is LOW, execution continues; otherwise, the processor waits in an "idle" state. This input is synchronized internally during each clock cycle on the leading edge of CLK.																		
17	NMI	I	Non-Maskable Interrupt. An edge-triggered input which causes a type 2 interrupt. A subroutine is vectored to via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from a LOW to HIGH initiates the interrupt at the end of the current instruction. This input is internally synchronized.																		
21	RESET	I	RESET. Causes the processor to immediately terminate its present activity. The signal must be active HIGH for at least four clock cycles. It restarts execution, as described in the instruction set description, when RESET returns LOW. RESET is internally synchronized.																		
19	CLK	I	Clock. Provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle to provide optimized internal timing.																		
40	VCC		VCC. The +5 V $\pm$ 10% power supply pin.																		
1, 20	GND		GND. The ground pins.																		
33	MIN/MX	I	Minimum/Maximum. Indicates what mode the processor is to operate in. The two modes are discussed in the following sections.																		
28	IO/ $\bar{M}$	O	Status Line. An inverted maximum mode S <sub>2</sub> . It is used to distinguish a memory access from an I/O access. IO/ $\bar{M}$ becomes valid in the T <sub>4</sub> preceding a bus cycle and remains valid until the final T <sub>4</sub> of the cycle (I/O = HIGH, M = LOW). IO/ $\bar{M}$ floats to three-state OFF in local bus "hold acknowledge."																		
29	WR	O	Write. Strobe indicates that the processor is performing a write memory or write I/O cycle, depending on the state of the IO/ $\bar{M}$ signal. WR is active for T <sub>2</sub> , T <sub>3</sub> and T <sub>W</sub> of any write cycle. It is active LOW and floats to 3-state OFF in local bus "hold acknowledge."																		
24	INTA	O	INTA. Used as a read strobe for interrupt acknowledge cycles. It is active LOW during T <sub>2</sub> , T <sub>3</sub> and T <sub>W</sub> of each interrupt acknowledge cycle.																		
25	ALE	O	Address Latch Enable. Provided by the processor to latch the address into 8282/8283 address latch. It is a HIGH pulse active during clock low of T <sub>1</sub> of any bus cycle. Note that ALE is never floated.																		
27	DT/ $\bar{R}$	O	Data Transmit/Receive. Needed in a minimum system that desires to use an 8286/8287 data bus transceiver. It is used to control the direction of data flow through the transceiver. Logically DT/ $\bar{R}$ is equivalent to S <sub>1</sub> in the maximum mode, and its timing is the same as for IO/ $\bar{M}$ (T = HIGH, R = LOW.) This signal floats to three-state OFF in local bus "hold acknowledge."																		
26	DEN	O	Data Enable. Provided as an output enable for the 8286/8287 in a minimum system that uses the transceiver. DEN is active LOW during each memory and I/O access and for INTA cycles. For a read or INTA cycle, it is active from the middle of T <sub>2</sub> until the middle of T <sub>4</sub> ; while for a write cycle, it is active from the beginning of T <sub>2</sub> until the middle of T <sub>4</sub> . DEN floats to 3-state OFF during local bus "hold acknowledge."																		

\*Pin numbers correspond to DIPs only.

**PIN DESCRIPTION (continued)**

Pin No.*	Name	I/O	Description																																				
31, 30	HOLD, HLDA	I/O	<p>HOLD. Indicates that another master is requesting a local bus "hold." To be acknowledged, HOLD must be active HIGH. The processor receiving the "hold" request will issue HLDA (HIGH) as an acknowledgment in the middle of a T<sub>4</sub> or T<sub>1</sub> clock cycle. Simultaneous with the issuance of HLDA, the processor will float the local bus and control lines. After HOLD is detected as being LOW, the processor lowers HLDA, and when the processor needs to run another cycle, it will again drive the local bus and control lines.</p> <p>HOLD is not an asynchronous input. External synchronization should be provided if the system cannot otherwise guarantee the set-up time.</p>																																				
34	SSO	O	<p>Status Line. Logically equivalent to <math>\overline{S0}</math> in the maximum mode. The combination of SSO, IO/M and DT/R allows the system to completely decode the current bus cycle status.</p> <table border="1" data-bbox="450 512 803 725"> <thead> <tr> <th>IO/M</th> <th>DT/R</th> <th>SSO</th> <th>Characteristics</th> </tr> </thead> <tbody> <tr> <td>1 (HIGH)</td> <td>0</td> <td>0</td> <td>Interrupt Acknowledge</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Read I/O port</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Write I/O port</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Halt</td> </tr> <tr> <td>0 (LOW)</td> <td>0</td> <td>0</td> <td>Code Access</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Read memory</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>Write memory</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>Passive</td> </tr> </tbody> </table>	IO/M	DT/R	SSO	Characteristics	1 (HIGH)	0	0	Interrupt Acknowledge	1	0	1	Read I/O port	1	1	0	Write I/O port	1	1	1	Halt	0 (LOW)	0	0	Code Access	0	0	1	Read memory	0	1	0	Write memory	0	1	1	Passive
IO/M	DT/R	SSO	Characteristics																																				
1 (HIGH)	0	0	Interrupt Acknowledge																																				
1	0	1	Read I/O port																																				
1	1	0	Write I/O port																																				
1	1	1	Halt																																				
0 (LOW)	0	0	Code Access																																				
0	0	1	Read memory																																				
0	1	0	Write memory																																				
0	1	1	Passive																																				
28-26	$\overline{S2}$ , $\overline{S1}$ , $\overline{S0}$	O	<p>Status. Active during clock high of T<sub>4</sub>. T<sub>1</sub> and T<sub>2</sub> and is returned to the passive state (1, 1, 1) during T<sub>3</sub> or during T<sub>w</sub> when READY is HIGH. This status is used by the 8288 bus controller to generate all memory and I/O access control signals. Any change by <math>\overline{S2}</math>, <math>\overline{S1}</math> or <math>\overline{S0}</math> during T<sub>4</sub> is used to indicate the beginning of a bus cycle, and the return to the passive state in T<sub>3</sub> or T<sub>w</sub> is used to indicate the end of a bus cycle.</p> <p>These signals float to three-state OFF during "hold acknowledge." During the first clock cycle after RESET becomes active, these signals are active HIGH. After this first clock, they float to three-state OFF.</p> <table border="1" data-bbox="450 836 803 1050"> <thead> <tr> <th><math>\overline{S2}</math></th> <th><math>\overline{S1}</math></th> <th><math>\overline{S0}</math></th> <th>Characteristics</th> </tr> </thead> <tbody> <tr> <td>0 (LOW)</td> <td>0</td> <td>0</td> <td>Interrupt Acknowledge</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Read I/O Port</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>Write I/O Port</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>Halt</td> </tr> <tr> <td>1 (HIGH)</td> <td>0</td> <td>0</td> <td>Code Access</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Read Memory</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Write Memory</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Passive</td> </tr> </tbody> </table>	$\overline{S2}$	$\overline{S1}$	$\overline{S0}$	Characteristics	0 (LOW)	0	0	Interrupt Acknowledge	0	0	1	Read I/O Port	0	1	0	Write I/O Port	0	1	1	Halt	1 (HIGH)	0	0	Code Access	1	0	1	Read Memory	1	1	0	Write Memory	1	1	1	Passive
$\overline{S2}$	$\overline{S1}$	$\overline{S0}$	Characteristics																																				
0 (LOW)	0	0	Interrupt Acknowledge																																				
0	0	1	Read I/O Port																																				
0	1	0	Write I/O Port																																				
0	1	1	Halt																																				
1 (HIGH)	0	0	Code Access																																				
1	0	1	Read Memory																																				
1	1	0	Write Memory																																				
1	1	1	Passive																																				
31, 30	RQ/GT <sub>0</sub> , RQ/GT <sub>1</sub>	I/O	<p>Request/Grant. Pins are used by other local bus masters to force the processor to release the local bus at the end of the processor's current bus cycle. Each pin is bidirectional with RQ/GT<sub>0</sub> having higher priority than RQ/GT<sub>1</sub>. RQ/GT has an internal pull-up resistor, so may be left unconnected. The request/grant sequence is as follows:</p> <ol style="list-style-type: none"> <li>A pulse of one CLK wide from another local bus master indicates a local bus request ("hold") to the 8088 (pulse 1).</li> <li>During a T<sub>4</sub> or T<sub>1</sub> clock cycle, a pulse one clock wide from the 8088 to the requesting master (pulse 2), indicates that the 8088 has allowed the local bus to float and that it will enter the "hold acknowledge" state at the next CLK. The CPU's bus interface unit is disconnected logically from the local bus during "hold acknowledge." The same rules as for HOLD/HLDA apply as for when the bus is released.</li> <li>A pulse one CLK wide from the requesting master indicates to the 8088 (pulse 3) that the "hold" request is about to end and that the 8088 can reclaim the local bus at the next CLK. The CPU then enters T<sub>4</sub>.</li> </ol> <p>Each master-master exchange of the local bus is a sequence of three pulses. There must be one idle CLK cycle after each bus exchange. Pulses are active LOW.</p> <p>If the request is made while the CPU is performing a memory cycle, it will release the local bus during T<sub>4</sub> of the cycle when all the following conditions are met:</p> <ol style="list-style-type: none"> <li>Request occurs on or before T<sub>2</sub>.</li> <li>Current cycle is not the low bit of a word.</li> <li>Current cycle is not the first acknowledge of an interrupt acknowledge sequence.</li> <li>A locked instruction is not currently executing.</li> </ol> <p>If the local bus is idle when the request is made, two possible events will follow:</p> <ol style="list-style-type: none"> <li>Local bus will be released during the next clock.</li> <li>A memory cycle will start within 3 clocks. Now the four rules for a currently active memory cycle apply with condition number 1 already satisfied.</li> </ol>																																				
29	LOCK	O	<p>LOCK. Indicates that other system bus masters are not to gain control of the system bus while LOCK is active (LOW). The LOCK signal is activated by the "LOCK" prefix instruction and remains active until the completion of the next instruction. This signal is active LOW and floats to 3-state off in "hold acknowledge."</p>																																				

\*Pin numbers correspond to DIPs only.

### PIN DESCRIPTION (continued)

Pin No.*	Name	I/O	Description															
24, 25	QS <sub>1</sub> , QS <sub>0</sub>	O	Queue Status. Provides status to allow external tracking of the internal 8088 instruction queue. The queue status is valid during the CLK cycle after which the queue operation is performed. <table border="1" style="margin-top: 5px; width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">QS<sub>1</sub></th> <th style="text-align: center;">QS<sub>0</sub></th> <th style="text-align: center;">Characteristics</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0 (LOW)</td> <td style="text-align: center;">0</td> <td>No Operation</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td>First Byte of Opcode from Queue</td> </tr> <tr> <td style="text-align: center;">1 (HIGH)</td> <td style="text-align: center;">0</td> <td>Empty the Queue</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td>Subsequent Byte from Queue</td> </tr> </tbody> </table>	QS <sub>1</sub>	QS <sub>0</sub>	Characteristics	0 (LOW)	0	No Operation	0	1	First Byte of Opcode from Queue	1 (HIGH)	0	Empty the Queue	1	1	Subsequent Byte from Queue
QS <sub>1</sub>	QS <sub>0</sub>	Characteristics																
0 (LOW)	0	No Operation																
0	1	First Byte of Opcode from Queue																
1 (HIGH)	0	Empty the Queue																
1	1	Subsequent Byte from Queue																
34	—	O	Pin 34 is always HIGH in the maximum mode.															

\*Pin numbers correspond to DIPs only.

#### DETAILED DESCRIPTION

##### The 8088 Compared to the 8086

- The queue length is 4 bytes in the 8088; whereas, the 8086 queue contains 6 bytes, or three words. The queue was shortened to prevent overuse of the bus by the BIU when prefetching instructions. This was required because of the additional time necessary to fetch instructions 8 bits at a time.
- To further optimize the queue, the prefetching algorithm was changed. The 8088 BIU will fetch a new instruction to load into the queue each time there is a 1 byte hole (space available) in the queue. The 8086 waits until a 2-byte space is available.
- The internal execution time of the instruction set is affected by the 8-bit interface. All 16-bit fetches and writes from/to memory take an additional four clock cycles. The CPU is also limited by the speed of instruction fetches. This latter problem only occurs when a series of simple operations occurs. When the more sophisticated instructions of the 8088 are being used, the queue has time to fill and the execution proceeds as fast as the execution unit will allow.

The 8088 and 8086 are completely software compatible by virtue of their identical execution units. Software that is system dependent may not be completely transferable, but software that is not system dependent will operate equally as well on an 8088 or an 8086.

The hardware interface of the 8088 contains the major differences between the two CPUs. The pin assignments are nearly identical, however, with the following functional changes:

- A<sub>8</sub> - A<sub>15</sub> — These pins are only address outputs on the 8088. These address lines are latched internally and remain valid throughout a bus cycle in a manner similar to the 8085 upper address lines.
- $\overline{BHE}$  has no meaning on the 8088 and has been eliminated.
- $\overline{SSO}$  provides the  $\overline{S0}$  status information in the minimum mode. This output occurs on pin 34 in minimum mode only.  $\overline{DT/\overline{R}}$ ,  $\overline{IO/\overline{M}}$ , and  $\overline{SSO}$  provide the complete bus status in minimum mode.
- $\overline{IO/\overline{M}}$  has been inverted to be compatible with the MCS-85 bus structure.
- ALE is delayed by one clock cycle in the minimum mode when entering HALT, to allow the status to be latched with ALE.

##### I/O Addressing

In the 8088, I/O operations can address up to a maximum of 64K I/O registers. The I/O address appears in the same format as the memory address on bus lines A<sub>15</sub> - A<sub>0</sub>. The

address lines A<sub>19</sub> - A<sub>16</sub> are zero in I/O operations. The variable I/O instructions, which use register DX as a pointer, have full address capability, while the direct I/O instructions directly address one or two of the 256 I/O byte locations in page 0 of the I/O address space. I/O ports are addressed in the same manner as memory locations.

Designers familiar with the 8085 or upgrading an 8085 design should note that the 8085 addresses I/O with an 8-bit address on both halves of the 16-bit address bus. The 8088 uses a full 16-bit address of its lower 16 address lines.

##### Bus Operation

The 8088 address/data bus is broken into three parts — the lower eight address/data bits (A<sub>D0</sub> - A<sub>D7</sub>), the middle eight address bits (A<sub>8</sub> - A<sub>15</sub>) and the upper four address bits (A<sub>16</sub> - A<sub>19</sub>). The address/data bits and the highest four address bits are time multiplexed. This technique provides the most efficient use of pins on the processor, permitting the use of a standard 40 lead package. The middle eight address bits are not multiplexed; i.e., they remain valid throughout each bus cycle. In addition, the bus can be demultiplexed at the processor with a single address latch if a standard, non-multiplexed bus is desired for the system.

Each processor bus cycle consists of at least four CLK cycles. These are referred to as T<sub>1</sub>, T<sub>2</sub>, T<sub>3</sub> and T<sub>4</sub>. The address is emitted from the processor during T<sub>1</sub> and data transfer occurs on the bus during T<sub>3</sub> and T<sub>4</sub>. T<sub>2</sub> is used primarily for changing the direction of the bus during read operations. In the event that a "NOT READY" indication is given by the addressed device, "wait" states (T<sub>w</sub>) are inserted between T<sub>3</sub> and T<sub>4</sub>. Each inserted "wait" state is of the same duration as a CLK cycle. Periods can occur between 8088 driven bus cycles. These are referred to as "idle" states (T<sub>i</sub>) or inactive CLK cycles. The processor uses these cycles for internal house-keeping.

During T<sub>1</sub> of any bus cycle, the ALE (address latch enable), signal is emitted (by either the processor or the 8288 bus controller, depending on the MN/ $\overline{MX}$  strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle may be latched.

Status bits  $\overline{S0}$ ,  $\overline{S1}$ , and  $\overline{S2}$  are used by the bus controller, in maximum mode, to identify the type of bus transaction according to the following table:

$\overline{S2}$	$\overline{S1}$	$\overline{S0}$	Characteristics
0 (LOW)	0	0	Interrupt Acknowledge
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1 (HIGH)	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	0	Write Data to Memory
1	1	1	Passive (no bus cycle)

Status bits S3 through S6 are multiplexed with high order address bits and are therefore valid during T2 through T4. S3 and S4 indicate which segment register was used for this bus cycle in forming the address according to the following table:

S4	S3	Characteristics
0 (LOW)	0	Alternate Data (extra segment)
0	1	Stack
1 (HIGH)	0	Code or None
1	1	Data

S5 is a reflection of the PSW interrupt enable bit. S6 is always equal to 0.

## External Interface

### Processor Reset and Initialization

Processor initialization or start up is accomplished with activation (HIGH) of the RESET pin. The 8088 RESET is required to be HIGH for greater than four clock cycles. The 8088 will terminate operations on the high-going edge of RESET and will remain dormant as long as RESET is HIGH. The low-going transition of RESET triggers an internal reset sequence for approximately 7 clock cycles. After this interval the 8088 operates normally, beginning with the instruction in absolute location FFFF0H (see Figure 3). The RESET input is internally synchronized to the processor clock. At initialization, the HIGH to LOW transition of RESET must occur no sooner than 50  $\mu$ s after power up, to allow complete initialization of the 8088.

If INTR is asserted sooner than nine clock cycles after the end of RESET, the processor may execute one instruction before responding to the interrupt.

All three-state outputs float to three-state OFF during RESET. Status is active in the idle state for the first clock after RESET becomes active and then floats to three-state OFF.

### Interrupt Operations

Interrupt operations fall into two classes: software or hardware initiated. The software initiated interrupts and software aspects of hardware interrupts are specified in the instruction set description in the iAPX 88 book or the iAPX 86, 88 User's Manual. Hardware interrupts can be classified as nonmaskable or maskable.

Interrupts result in a transfer of control to a new program location. A 256 element table containing address pointers to the interrupt service program locations resides in absolute locations 0 through 3FFH (see Figure 3), which are reserved for this purpose. Each element in the table is 4 bytes in size and corresponds to an interrupt "type." An interrupting device supplies an 8-bit type number, during the interrupt acknowledge sequence, which is used to vector through the appropriate element to the new interrupt service program location.

### Non-Maskable Interrupt (NMI)

The processor provides a single non-maskable interrupt (NMI) pin which has higher priority than the maskable interrupt request (INTR) pin. A typical use would be to activate a power failure routine. The NMI is edge-triggered on a LOW to HIGH transition. The activation of this pin causes a type 2 interrupt.

NMI is required to have a duration in the HIGH state of greater than two clock cycles but is not required to be synchronized to the clock. Any higher going transition of NMI is latched on-chip and will be serviced at the end of the current instruction or between whole moves (2 bytes in the case of word moves) of a block type instruction. Worst case response to NMI would be for multiply, divide and variable shift instructions. There is no

specification on the occurrence of the low-going edge; it may occur before, during or after the servicing of NMI. Another high-going edge triggers another response if it occurs after the start of the NMI procedure. The signal must be free of logical spikes in general and be free of bounces on the low-going edge to avoid triggering extraneous responses.

### Maskable Interrupt (INTR)

The 8088 provides a single interrupt request input (INTR) which can be masked internally by software with the resetting of the interrupt enable (IF) flag bit. The interrupt request signal is level triggered. It is internally synchronized during each clock cycle on the high-going edge of CLK. To be responded to, INTR must be present (HIGH) during the clock period preceding the end of the current instruction or the end of a whole move for a block type instruction. During interrupt response sequence, further interrupts are disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt, or single step), although the FLAGS register which is automatically pushed onto the stack reflects the state of the processor prior to the interrupt. Until the old FLAGS register is restored, the enable bit will be zero unless specifically set by an instruction.

During the response sequence (see Figure 1), the processor executes two successive (back to back) interrupt acknowledge cycles. The 8088 emits the LOCK signal (maximum mode only) from T2 of the first bus cycle until T2 of the second. A local bus "hold" request will not be honored until the end of the second bus cycle. In the second bus cycle, a byte is fetched from the external interrupt system (e.g., 8259A PIC) which identifies the source (type) of the interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table. An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. The interrupt return instruction includes a flags pop which returns the status of the original interrupt enable bit when it restores the flags.

### HALT

When a software HALT instruction is executed, the processor indicates that it is entering the HALT state in one of two ways, depending upon which mode is strapped. In minimum mode, the processor issues ALE, delayed by one clock cycle, to allow the system to latch the halt status. Halt status is available on IO/M, DT/R and SSO. In maximum mode, the processor issues appropriate HALT status on S2, S1 and S0, and the 8288 bus controller issues one ALE. The 8088 will not leave the HALT state when a local bus hold is entered while in HALT. In this case, the processor reissues the HALT indicator at the end of the local bus hold. An interrupt request or RESET will force the 8088 out of the HALT state.

### Read/Modify/Write (Semaphore) Operations via LOCK

The LOCK status information is provided by the processor when consecutive bus cycles are required during the execution of an instruction. This allows the processor to perform read/modify/write operations on memory (via the "exchange register with memory" instruction), without another system bus master receiving intervening memory cycles. This is useful in multiprocessor system configurations to accomplish "test and set lock" operations. The LOCK signal is activated (LOW) in the clock cycle following decoding of the LOCK prefix instruction. It is deactivated at the end of the last bus cycle of the instruction following the LOCK prefix. While LOCK is active, a request on a RQ/GT pin will be recorded, and then honored at the end of the LOCK.






Figure 1. Interrupt Acknowledge Sequence

### External Synchronization via TEST

As an alternative to interrupts, the 8088 provides a single software-testable input pin (TEST). This input is utilized by executing a WAIT instruction. The single WAIT instruction is repeatedly executed until the TEST input goes active (LOW). The execution of WAIT does not consume bus cycles once the queue is full.

If a local bus request occurs during WAIT execution, the 8088 three-states all output drivers. If interrupts are enabled, the 8088 will recognize interrupts and process them. The WAIT instruction is then refetched, and reexecuted.

### Basic System Timing

In minimum mode, the MN/M $\bar{X}$  pin is strapped to V<sub>CC</sub> and the processor emits bus control signals compatible with the 8085 bus structure. In maximum mode, the MN/M $\bar{X}$  pin is strapped to GND, and the processor emits coded status information, which the 8288 bus controller uses to generate MULTIBUS compatible bus control signals.

### System Timing — Minimum System

The read cycle begins in T<sub>1</sub> with the assertion of the address latch enable (ALE) signal. The trailing (low going) edge of this signal is used to latch the address information, which is valid on the address/data bus (AD<sub>0</sub>–AD<sub>7</sub>) at this time, into the 8282/8283 latch. Address lines A<sub>8</sub> through A<sub>15</sub> do not need to be latched because they remain valid throughout the bus cycle. From T<sub>1</sub> to T<sub>4</sub> the IO/M signal indicates a memory or I/O operation. At T<sub>2</sub> the address is removed from the address/data bus, and the bus goes to a high impedance state. The read control signal is also asserted at T<sub>2</sub>. The read (RD) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later, valid data will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal to a HIGH level, the addressed device will again three-state its bus drivers. If a transceiver (8286/8287) is required to buffer the 8088 local bus, signals DT/R and DEN are provided by the 8088.

A write cycle also begins with the assertion of ALE and the emission of the address. The IO/M signal is again asserted to indicate a memory or I/O write operation. In T<sub>2</sub>, immediately following the address emission, the processor emits the data to be written into the addressed location. This data remains valid until at least the middle of T<sub>4</sub>. During T<sub>2</sub>, T<sub>3</sub> and T<sub>4</sub>, the processor asserts the write control signal. The write (WR) signal becomes active at the beginning of T<sub>2</sub>, as opposed to the read, which is delayed somewhat into T<sub>2</sub> to provide time for the bus to float.

The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge (INTA) signal is asserted in place of the read (RD) signal and the address bus is floated (see Figure 1). In the second of two successive INTA cycles, a byte of information is read from the data bus, as supplied by the interrupt system logic (i.e., 8259A priority interrupt controller). This byte identifies the source (type) of the interrupt. It is multiplied by four and used as a pointer into the interrupt vector lookup table, as described earlier.

### Bus Timing — Medium Complexity Systems

For medium complexity systems, the MN/M $\bar{X}$  pin is connected to GND and the 8288 bus controller is added to the system, as well as an 8282/8283 latch for latching the system address, and an 8286/8287 transceiver to allow for bus loading greater than the 8088 is capable of handling. Signals ALE, DEN and DT/R are generated by the 8288 instead of the processor in this configuration, although their timing remains relatively the same. The 8088 status outputs (S<sub>2</sub>, S<sub>1</sub> and S<sub>0</sub>) provide type of cycle information and become 8288 inputs. This bus cycle information specifies read (code, data or I/O), write (data or I/O), interrupt acknowledge, or software halt. The 8288 thus issues control signals specifying memory read or write, I/O read or write or interrupt acknowledge. The 8288 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence, data is not valid at the leading edge of write. The 8286/8287 transceiver receives

the usual T and OE inputs from the 8288's DT/R and DEN outputs.

The pointer into the interrupt vector table, which is passed during the second INTA cycle, can derive from an 8259A located on either the local bus or the system bus. If the master 8289A priority interrupt controller is positioned on the local bus, a TTL gate is required to disable the 8286/8287 transceiver when reading from the master 8259A during the interrupt acknowledge sequence and software "poll."

**Memory Organization**

The processor provides a 20-bit address to memory which locates the byte being referenced. The memory is organized as a linear array of up to 1 million bytes, addressed as 00000(H) to FFFFF(H). The memory is logically divided into code, data, extra data and stack segments of up to 64K bytes each, with each segment falling on 16-byte boundaries (see Figure 2).

All memory references are made relative to base addresses contained in high speed segment registers. The segment types were chosen based on the addressing needs of programs. The segment register to be selected is automatically chosen according to the rules of the following table. All information in one segment type share the same logical attributes (e.g., code or data). By structuring memory into relocatable areas of similar characteristics and by automatically selecting segment registers, programs are shorter, faster and more structured.




Figure 2. Memory Organization

Word (16-bit) operands can be located on even or odd address boundaries. For address and data operands, the least significant byte of the word is stored in the lower valued address location and the most significant byte in the next higher address location. The BIU will automatically execute two fetch or write cycles for 16-bit operands.

Certain locations in memory are reserved for specific CPU operations (see Figure 3). Locations from addresses FFFF0H through FFFFFH are reserved for operations including a jump to the initial system initialization routine. Following RESET, the CPU will always begin execution at location FFFF0H where the jump must be located. Locations 00000H through 003FFH are reserved for interrupt operations. Four-byte pointers consisting of a 16-bit segment address and a 16-bit offset address direct program flow to one of the 256 possible interrupt service routines. The pointer elements are assumed to have been stored at their respective places in reserved memory prior to the occurrence of interrupts.

**Minimum and Maximum Modes**

The requirements for supporting minimum and maximum 8088 systems are sufficiently different that they cannot be done efficiently with 40 uniquely defined pins. Consequently, the 8088 is equipped with a strap pin (MN/MX) which defines the system configuration. The definition of a certain subset of the pins changes, dependent on the condition of the strap pin. When the MN/MX pin is strapped to GND, the 8088 defines pins 24 through 31 and 34 in maximum mode. When the MN/MX pin is strapped to VCC, the 8088 generates bus control signals itself on pins 24 through 31 and 34.




Figure 3. Reserved Memory Locations


Memory Reference Need	Segment Register Used	Segment Selection Rule
Instructions	CODE (CS)	Automatic with all instruction prefetch.
Stack	STACK (SS)	All stack pushes and pops. Memory references relative to BP base register except data references.
Local Data	DATA (DS)	Data references when: relative to stack, destination of string operation, or explicitly overridden.
External (Global) Data	EXTRA (ES)	Destination of string operations: Explicitly selected using a segment override.

The minimum mode 8088 can be used with either a multiplexed or demultiplexed bus. The multiplexed bus configuration is compatible with the MCS-85™ multiplexed bus peripherals (8155, 8156, 8355, 8755A, and 8185). This configuration (see Figure 4) provides the user with a minimum chip count system. This architecture provides the 8088 processing power in a highly integrated form.

The demultiplexed mode requires one latch (for 64K addressability) or two latches (for a full megabyte of addressing). A third latch can be used for buffering if the address bus loading requires it. An 8286 or 8287 transceiver can also be used if data bus buffering is required (see Figure 5). The 8088 provides DEN and DT/R to control the transceiver, and ALE to


latch the addresses. This configuration of the minimum mode provides the standard demultiplexed bus structure with heavy bus buffering and relaxed bus timing requirements.

The maximum mode employs the 8288 bus controller (see Figure 6). The 8288 decodes status lines S0, S1 and S2 and provides the system with all bus control signals. Moving the bus control to the 8288 provides better source and sink current capability to the control lines and frees the 8088 pins for extended large system features. Hardware lock, queue status and two request/grant interfaces are provided by the 8088 in maximum mode. These features allow co-processors in local bus and remote bus configurations.




AF003451

**Figure 4. Multiplexed Bus Configuration**



AF003461

Figure 5. Demultiplexed Bus Configuration



AF003470

Figure 6. Fully Buffered System Using Bus Controller





Figure 7. Basic System Timing



WF006751

Figure 8. Medium Complexity System Timing

### ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Voltage on any Pin  
 with Respect to Ground ..... -1.0 to +7.0 V  
 Power Dissipation ..... 2.5 W

*Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.*

### OPERATING RANGES

Commercial (C) Devices  
 Temperature (T<sub>A</sub>) ..... 0 to +70°C  
 Supply Voltage (V<sub>CC</sub>)  
 8088 ..... 5 V ± 10%  
 8088-1, 8088-2 ..... 5 V ± 5%

Industrial (I) Devices  
 Temperature (T<sub>A</sub>) ..... -40 to +85°C  
 Supply Voltage (V<sub>CC</sub>)  
 8088 ..... 5 V ± 10%  
 8088-1, 8088-2 ..... 5 V ± 5%

Military (M) Devices  
 Temperature (T<sub>C</sub>) ..... -55 to +125°C  
 Supply Voltage (V<sub>CC</sub>) ..... 5 V ± 10%

*Operating ranges define those limits between which the functionality of the device is guaranteed.*

**DC CHARACTERISTICS** over operating range (for APL, Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Units
V <sub>IL</sub> †	Input Low Voltage	COML: see Note 1 MIL: V <sub>CC</sub> = Min. & Max.	-0.5*	+0.8	V
V <sub>IH</sub> †	Input High Voltage	COML: see Notes 1 & 2 MIL: V <sub>CC</sub> = Min. & Max.	2.0	V <sub>CC</sub> + 0.5*	V
V <sub>OL</sub>	Output Low Voltage	COML: I <sub>OL</sub> = 2.0 mA MIL: I <sub>OL</sub> = 2.0 mA V <sub>CC</sub> = Min.		0.45	V
V <sub>OH</sub>	Output High Voltage	COML: I <sub>OH</sub> = -400 μA MIL: I <sub>OH</sub> = -400 μA V <sub>CC</sub> = Min.	2.4		V
I <sub>CC</sub>	Power Supply Current (Note 6)	MIL: T <sub>C</sub> = 25°C, V <sub>CC</sub> = Max. COML: 0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		340 ±10	mA μA
I <sub>LI</sub>	Input Leakage Current	MIL: V <sub>CC</sub> = Max. V <sub>IN</sub> = 5.5 V & 0 V	-10	10	μA
I <sub>LO</sub> ††	Output Leakage Current	COML: 0.45 V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> MIL: V <sub>CC</sub> = Max. V <sub>OUT</sub> = 5.5 V & 0.45 V	MIL -10	COML ±10 MIL 10	μA
V <sub>CL</sub>	Clock Input Low Voltage		-0.5	+0.6	V
V <sub>CH</sub>	Clock Input High Voltage		3.9	V <sub>CC</sub> + 1.0	V
C <sub>IN</sub>	Capacitance of Input Buffer (All input except AD <sub>0</sub> -AD <sub>7</sub> , RQ/GT)	f <sub>c</sub> = 1 MHz		15	pF
C <sub>IO</sub>	Capacitance of I/O Buffer (AD <sub>0</sub> -AD <sub>7</sub> , RQ/GT)	f <sub>c</sub> = 1 MHz		15	pF
I <sub>CC</sub>	Power Supply Current	T <sub>A</sub> = 25°C		8088: 340 8088-1, -2: 350 P8088: 250	mA

- Notes: 1. V<sub>IL</sub> tested with MN/M<sub>X</sub> pin = 0 V; V<sub>IH</sub> tested with MN/M<sub>X</sub> pin = 5 V; MN/M<sub>X</sub> is a strap pin.  
 2. Not applicable to RQ/GT<sub>0</sub> and RQ/GT<sub>1</sub> pins (pins 30 and 31).  
 3. Signal at 8284 or 8288 shown for reference only.  
 4. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.  
 5. Applies only to T<sub>3</sub> and Wait states.  
 6. I<sub>CC</sub> is measured while running a functional pattern with spec value I<sub>OL</sub>/I<sub>OH</sub> loads applied.  
 \* Guaranteed by design; not tested.  
 † Group A, Subgroups 7 and 8 only are tested.  
 †† Group A, Subgroups 1 and 2 only are tested.



**SWITCHING CHARACTERISTICS over COMMERCIAL operating range  
MINIMUM COMPLEXITY SYSTEM TIMING REQUIREMENTS**

Parameter Symbol	Parameter Description	Test Conditions	8088		8088-2		8088-1		Units
			Min	Max	Min	Max	Min	Max	
TCLCL	CLK Cycle Period		200	500	125	500	100	500	ns
TCLCH	CLK Low Time		118		68		53		ns
TCHCL	CLK High Time		69		44		39		ns
TCH1CH2	CLK Rise Time	From 1.0 to 3.5 V		10		10		10	ns
TCL2CL1	CLK Fall Time	From 3.5 to 1.0 V		10		10		10	ns
TDVCL	Data in Set-up Time		30		20		5		ns
TCLDX	Data in Hold Time		10		10		10		ns
TR1VCL	RDY Set-up Time into 8284 (See Notes 3, 4)		35		35		35		ns
TCLR1X	RDY Hold Time into 8284 (See Notes 3, 4)		0		0		0		ns
TRYHCH	READY Set-up Time into 8088		118		68		53		ns
TCHRYX	READY Hold Time into 8088		30		20		20		ns
TRYLCL	READY Inactive to CLK (See Note 5)		-8		-8		-10		ns
THVCH	HOLD Set-up Time		35		20		20		ns
TINVCH	INTR, NMI, TEST Set-up Time (See Note 4)		30		15		15		ns
TILIH	Input Rise Time (Except CLK)	From 0.8 to 2.0 V		20		20		20	ns
TIHIL	Input Fall Time (Except CLK)	From 2.0 to 0.8 V		12		12		12	ns

**SWITCHING CHARACTERISTICS over COMMERCIAL operating range (continued)  
TIMING RESPONSES**

Parameter Symbol	Parameter Description	Test Conditions	8088		8088-2		8088-1		Units
			Min	Max	Min	Max	Min	Max	
TCLAV	Address Valid Delay	C <sub>L</sub> = 20-100 pF for all 8088 Outputs (in addition to internal loads)	10	110	10	60	10	50	ns
TCLAX	Address Hold Time		10		10		10		ns
TCLAZ	Address Float Delay		TCLAX	80	TCLAX	50	10	40	ns
TLHLL	ALE Width		TCLCH - 20		TCLCH - 10		TCLCH - 10		ns
TCLLH	ALE Active Delay			80		50		40	ns
TCHLL	ALE Inactive Delay			85		55		45	ns
TLLAX	Address Hold Time to ALE Inactive		TCHCL - 10		TCHCL - 10		TCHCL - 10		ns
TCLDV	Data Valid Delay		10	110	10	60	10	50	ns
TCHDX	Data Hold Time		10		10		10		ns
TWHDX	Data Hold Time After WR		TCLCH - 30		TCLCH - 30		TCLCH - 25		ns
TCVCTV	Control Active Delay 1		10	110	10	70	10	50	ns
TCHCTV	Control Active Delay 2		10	110	10	60	10	45	ns
TCVCTX	Control Inactive Delay		10	110	10	70	10	50	ns
TAZRL	Address Float to READ Active		0		0		0		ns
TCLRL	RD Active Delay		10	165	10	100	10	70	ns
TCLRH	RD Inactive Delay		10	150	10	80	10	60	ns
TRHAV	RD Inactive to Next Address Active		TCLCL - 45		TCLCL - 40		TCLCL - 35		ns
TCLHAV	HLDA Valid Delay		10	160	10	100	10	60	ns
TRLRH	RD Width		2TCLCL - 75		2TCLCL - 50		2TCLCL - 40		ns
TWLWH	WR Width		2TCLCL - 60		2TCLCL - 40		2TCLCL - 35		ns
TAVAL	Address Valid to ALE Low	TCLCH - 60		TCLCH - 40		TCLCH - 35		ns	
TOLOH	Output Rise Time	From 0.8 to 2.0 V		20		20		20	ns
TOHOL	Output Fall Time	From 2.0 to 0.8 V		12		12		12	ns



**SWITCHING TEST INPUT/OUTPUT WAVEFORM**

**SWITCHING TEST LOAD CIRCUIT**


AC testing inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0." The clock is driven at 4.3 V and 0.25 V. Timing measurements are made at 1.5 V for both a logic "1" and "0."

$C_L$  Includes JIG Capacitance.

**SWITCHING CHARACTERISTICS over COMMERCIAL operating range (continued)  
MAX MODE SYSTEM (USING 8288 BUS CONTROLLER) TIMING REQUIREMENTS**

Parameter Symbol	Parameter Description	Test Conditions	8088		8088-2		8088-1		Units
			Min	Max	Min	Max	Min	Max	
TCLCL	CLK Cycle Period		200	500	125	500	100	500	ns
TCLCH	CLK Low Time		118		68		53		ns
TCHCL	CLK High Time		69		44		39		ns
TCH1CH2	CLK Rise Time	From 1.0 to 3.5 V		10		10		10	ns
TCL2CL1	CLK Fall Time	From 3.5 to 1.0 V		10		10		10	ns
TDVCL	Data in Set-up Time		30		20		5		ns
TCLDX	Data in Hold Time		10		10		10		ns
TR1VCL	RDY Set-up Time into 8284 (See Notes 1, 2)		35		35		35		ns
TCLR1X	RDY Hold Time into 8284 (See Notes 1,2)		0		0		0		ns
TRYHCH	READY Set-up Time into 8088		118		68		53		ns
TCHRYX	READY Hold Time into 8088		30		20		20		ns
TRYLCL	READY Inactive to CLK (See Note 3)		-8		-8		-10		ns
TINVCH	Set-up Time for Recognition (INTR, NMI, TEST) (See Note 2)		30		15		15		ns
TGVCH	RQ/GT Set-up Time		30		15		12		ns
TCHGX	RQ Hold Time into 8088		40		30		20		ns
TILIH	Input Rise Time (Except CLK)	From 0.8 to 2.0 V		20		20		20	ns
TIHIL	Input Fall Time (Except CLK)	From 2.0 to 0.8 V		12		12		12	ns

- Notes: 1. Signal at 8284 or 8288 shown for reference only.  
 2. Set-up requirement for asynchronous signal only to guarantee recognition at next CLK.  
 3. Applies only to  $T_3$  and Wait states.

**SWITCHING CHARACTERISTICS** over **COMMERCIAL** operating range (continued)  
**TIMING RESPONSES**

Parameter Symbol	Parameter Description	Test Conditions	8088		8088-2		8088-1		Units
			Min	Max	Min	Max	Min	Max	
TCLML	Command Active Delay (See Note 1)	C <sub>L</sub> = 20-100 pF for all 8088 outputs (in addition to internal loads)	10	35	10	35	10	35	ns
TCLMH	Command Inactive Delay (See Note 1)		10	35	10	35	10	35	ns
TRYHSH	READY Active to Status Passive (See Note 3)			110		65		45	ns
TCHSV	Status Active Delay		10	110	10	60	10	45	ns
TCLSH	Status Inactive Delay		10	130	10	70	10	55	ns
TCLAV	Address Valid Delay		10	110	10	60	10	50	ns
TCLAX	Address Hold Time		10		10		10		ns
TCLAZ	Address Float Delay		TCLAX	80	TCLAX	50	10	40	ns
TSVLH	Status Valid to ALE High (See Note 1)			15		15		15	ns
TSMCH	Status Valid to MCE High (See Note 1)			15		15		15	ns
TCLLH	CLK Low to ALE Valid (See Note 1)			15		15		15	ns
TCLMCH	CLK Low to MCE High (See Note 1)			15		15		15	ns
TCHLL	ALE Inactive Delay (See Note 1)			15		15		15	ns
TCLMCL	MCE Inactive Delay (See Note 1)			15		15		15	ns
TCLDV	Data Valid Delay		10	110	10	60	10	50	ns
TCHDX	Data Hold Time		10		10		10		ns
TCVNV	Control Active Delay (See Note 1)		5	45	5	45	5	45	ns
TCVNX	Control Inactive Delay (See Note 1)		10	45	10	45	10	45	ns
TAZRL	Address Float to Read Active		0		0		0		ns
TCLRRL	RD Active Delay		10	165	10	100	10	70	ns
TCLRHL	RD Inactive Delay		10	150	10	80	10	60	ns
TRHAV	RD Inactive to Next Address Active		TCLCL -45		TCLCL -40		TCLCL -35		ns
TCHDTL	Direction Control Active Delay (See Note 1)			50		50		50	ns
TCHDTH	Direction Control Inactive Delay (See Note 1)			30		30		30	ns
TCLGL	GT Active Delay			85		50	0	45	ns
TCLGH	GT Inactive Delay			85		50	0	45	ns
TRLRH	RD Width		2TCLCL -75		2TCLCL -50		2TCLCL -40		ns
TOLOH	Output Rise Time		From 0.8 to 2.0 V		20		20		20
TOHOL	Output Fall Time	From 2.0 to 0.8 V		12		12		12	ns

- Notes: 1. Signal at 8284 or 8288 shown for reference only.  
2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.  
3. Applies only to T<sub>2</sub> state (8 ns into T<sub>3</sub> state).

**SWITCHING CHARACTERISTICS** over **MILITARY** operating range (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

**MINIMUM COMPLEXITY SYSTEM TIMING REQUIREMENTS**

Parameter Symbol	Parameter Description	Test Conditions (Note 6)	8088		8088-2		Unit
			Min.	Max.	Min.	Max.	
TCLCL	CLK Cycle Period (Note 11)		200	500	125	500	ns
TCLCH	CLK LOW Time		118		68		ns
TCHCL	CLK HIGH Time		69		44		ns
TCH1CH2	CLK Rise Time (Note 5)	From 1.0 to 3.5 V		10		10	ns
TCL2CL1	CLK Fall Time (Note 5)	From 3.5 to 1.0 V		10		10	ns
TDVCL	Data in Setup Time		30		20		ns
TCLDX	Data in Hold Time		10		10		ns
TR1VCL	RDY Setup Time into 8284A (Notes 1 & 2)		35		35		ns
TCLR1X	RDY Hold Time into 8284A (Notes 1 & 2)		0		0		ns
TRYHCH	READY Setup Time into 8088		118		68		ns
TCHRYX	READY Hold Time into 8088		30		20		ns
TRYLCL	READY Inactive to CLK (Note 3)		-8		-8		ns
THVCH	HOLD Setup Time		35		20		ns
TINVCH	INTR, NMI, TEST Setup Time (Note 2)		30		15		ns
TILIH	Input Rise Time (Except CLK) (Note 5)	From 0.8 to 2.0 V		20		20	ns
TIHIL	Input Fall Time (Except CLK) (Note 5)	From 2.0 to 0.8 V		12		12	ns

- Notes:
- Signal at 8284A and 8288 shown for reference only.
  - Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
  - Applies only to T3 and wait states.
  - Applies only to T2 state (8 ns into T3).
  - Not tested; these specs are controlled by the Teradyne J941 tester.
  - |                                |                          |
|--------------------------------|--------------------------|
| V <sub>CC</sub> = 4.5 V, 5.5 V | V <sub>IH</sub> = 2.4 V  |
| V <sub>IL</sub> = 4.5 V        | V <sub>IHC</sub> = 4.3 V |
| V <sub>ILC</sub> = 2.5 V       | V <sub>OH</sub> = 1.6 V  |
| V <sub>OL</sub> = 1.4 V        |                          |
  - Minimum spec tested at V<sub>CC</sub> Max. (5.5 V) only.
  - Maximum spec tested at V<sub>CC</sub> Min. (4.5 V) only.
  - Tested at V<sub>CC</sub> Max. (5.5 V) only.
  - Tested at V<sub>CC</sub> Min. (4.5 V) only.
  - Test conditions for TCLCL Max. are:

V <sub>CC</sub> = 4.5 V	V <sub>OL</sub> = 1 V
V <sub>IL</sub> = 0 V	V <sub>IH</sub> = 4 V
V <sub>ILC</sub> = 0 V	V <sub>IHC</sub> = 5 V

**SWITCHING CHARACTERISTICS** over **MILITARY** operating range (continued)  
**TIMING RESPONSES**

Parameter Symbol	Parameter Description	Test Conditions (Note 6)	8088		8088-2		Unit	
			Min.	Max.	Min.	Max.		
TCLAV	Address Valid Delay	CL = 100 pF for all 8088 Outputs (in addition to internal loads).	10	110	10	60	ns	
TCLAX	Address Hold Time (Notes 7 & 8)		10		10		ns	
TCLAZ	Address Float Delay (Note 8)		10	80	10	50	ns	
TLHLL	ALE Width (Note 10)		98		58		ns	
TCLLH	ALE Active Delay (Note 8)			80		50	ns	
TCHLL	ALE Inactive Delay (Note 8)			85		55	ns	
TLLAX	Address Hold Time to ALE Inactive (Note 7)		59		34		ns	
TCLDV	Data Valid Delay (Note 8)		10	110	10	60	ns	
TCHDX	Data Hold Time (Note 10)		10		10		ns	
TWHDX	Data Hold Time After WR (Note 9)		88		38		ns	
TCVCTV	Control Active Delay 1 (Note 8)		10	110	10	70	ns	
TCHCTV	Control Active Delay 2 (Note 8)		10	110	10	60	ns	
TCVCTX	Control Inactive Delay (Note 8)		10	110	10	70	ns	
TAZRL	Address Float to READ Active (Note 9)		0		0		ns	
TCLRL	RD Active Delay (Note 8)		10	165	10	100	ns	
TCLRH	RD Inactive Delay (Note 8)		10	150	10	80	ns	
TRHAV	RD Inactive to Next Address Active (Note 10)		155		85		ns	
TCLHAV	HLDA Valid Delay (Note 8)		10	160	10	100	ns	
TRLRH	RD Width (Note 10)		325		200		ns	
TWLWH	WR Width (Note 10)		340		210		ns	
TAVAL	Address Valid to ALE Low (Note 9)		58		28		ns	
TOLOH	Output Rise Time (Note 9)		From 0.8 to 2.0 V		20		20	ns
TOHOL	Output Fall Time (Note 9)		From 2.0 to 0.8 V		12		12	ns

- Notes:
- Signal at 8284A and 8288 shown for reference only.
  - Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
  - Applies only to T3 and wait states.
  - Applies only to T2 state (8 ns into T3).
  - Not tested; these specs are controlled by the Teradyne J941 tester.
  - VCC = 4.5 V, 5.5 V      VIH = 2.4 V  
VIL = .45 V                VIH = 4.3 V  
VILC = .25 V                VOH = 1.6 V  
VOL = 1.4 V
  - Minimum spec tested at VCC Max. (5.5 V) only.
  - Maximum spec tested at VCC Min. (4.5 V) only.
  - Tested at VCC Max. (5.5 V) only.
  - Tested at VCC Min. (4.5 V) only.
  - Test conditions for TCLCL Max. are:  
VCC = 4.5 V                VOL = 1 V  
VIL = 0 V                  VIH = 4 V  
VILC = 0 V                 VIH = 5 V



**SWITCHING CHARACTERISTICS over MILITARY operating range (continued)  
MAX MODE SYSTEM (USING 8288 BUS CONTROLLER) TIMING REQUIREMENTS**

Parameter Symbol	Parameter Description	Test Conditions (Note 6)	8088		8088-2		Unit
			Min.	Max.	Min.	Max.	
TCLCL	CLK Cycle Period (Note 11)		200	500	125	500	ns
TCLCH	CLK LOW Time		118		68		ns
TCHCL	CLK HIGH Time		69		44		ns
TCH1CH2	CLK Rise Time (Note 5)	From 1.0 to 3.5 V		10		10	ns
TCL2CL1	CLK Fall Time (Note 5)	From 3.5 to 1.0 V		10		10	ns
TDVCL	Data in Setup Time		30		20		ns
TCLDX	Data in Hold Time		10		10		ns
TR1VCL	RDY Setup Time into 8284A (Notes 1 & 2)		35		35		ns
TCLR1X	RDY Hold Time into 8284A (Notes 1 & 2)		0		0		ns
TRYHCH	READY Setup Time into 8088		118		68		ns
TCHRYX	READY Hold Time into 8088		30		20		ns
TRYLCL	READY Inactive to CLK (Note 3)		-8		-8		ns
TINVCH	Setup Time for Recognition (INTR, NMI, TEST) (Note 2)		30		15		ns
TGVCH	RG/GT Setup Time		30		15		ns
TCHGX	RG Hold Time into 8088		40		30		ns
TILIH	Input Rise Time (Except CLK) (Note 5)	From 0.8 to 2.0 V		20		20	ns
TIHIL	Input Fall Time (Except CLK) (Note 5)	From 2.0 to 0.8 V		12		12	ns

- Notes:
- Signal at 8284A and 8288 shown for reference only.
  - Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
  - Applies only to T3 and wait states.
  - Applies only to T2 state (8 ns into T3).
  - Not tested; these specs are controlled by the Teradyne J941 tester.
  - |                                |                          |
|--------------------------------|--------------------------|
| V <sub>CC</sub> = 4.5 V, 5.5 V | V <sub>IH</sub> = 2.4 V  |
| V <sub>IL</sub> = .45 V        | V <sub>IHC</sub> = 4.3 V |
| V <sub>ILC</sub> = .25 V       | V <sub>OH</sub> = 1.6 V  |
| V <sub>OL</sub> = 1.4 V        |                          |
  - Minimum spec tested at V<sub>CC</sub> Max. (5.5 V) only.
  - Maximum spec tested at V<sub>CC</sub> Min. (4.5 V) only.
  - Tested at V<sub>CC</sub> Max. (5.5 V) only.
  - Tested at V<sub>CC</sub> Min. (4.5 V) only.
  - Test conditions for TCLCL Max. are:

V <sub>CC</sub> = 4.5 V	V <sub>OL</sub> = 1 V
V <sub>IL</sub> = 0 V	V <sub>IH</sub> = 4 V
V <sub>ILC</sub> = 0 V	V <sub>IHC</sub> = 5 V


**SWITCHING CHARACTERISTICS** over **MILITARY** operating range (continued)  
**TIMING RESPONSES**

Parameter Symbol	Parameter Description	Test Conditions (Note 6)	8088		8088-2		Unit
			Min.	Max.	Min.	Max.	
TCLML	Command Active Delay (Note 1)	CL = 100 pF for all 8088 Outputs (In addition to internal loads)	10	35	10	35	ns
TCLMH	Command Inactive Delay (Note 1)		10	35	10	35	ns
TRYHSH	READY Active to Status Passive (Note 4)			110		65	ns
TCHSV	Status Active Delay (Notes 7 & 8)		10	110	10	60	ns
TCLSH	Status Inactive Delay		10	130	10	70	ns
TCLAV	Address Valid Delay		10	110	10	60	ns
TCLAX	Address Hold Time		10		10		ns
TCLAZ	Address Float Delay		10	80	10	50	ns
TSVLH	Status Valid to ALE HIGH (Note 1)			15		15	ns
TSMCH	Status Valid to MCE HIGH (Note 1)			15		15	ns
TCLLH	CLK LOW to ALE Valid (Note 1)			15		15	ns
TCLMCH	CLK LOW to MCE HIGH (Note 1)			15		15	ns
TCHLL	ALE Inactive Delay (Note 1)			15		15	ns
TCLMCL	MCE Inactive Delay (Note 1)			15		15	ns
TCLDV	Data Valid Delay		10	110	10	60	ns
TCHDX	Data Hold Time		10		10		ns
TCVNV	Control Active Delay (Note 1)		5	45	5	45	ns
TCVNX	Control Inactive Delay (Note 1)		10	45	10	45	ns
TAZRL	Address Float to Read Active		0		0		ns
TCLRL	RD Active Delay		10	165	10	100	ns
TCLRH	RD Inactive Delay		10	150	10	80	ns
TRHAV	RD Inactive to Next Address Active		155		85		ns
TCHDTL	Direction Control Active Delay (Note 1)			50		50	ns
TCHDTH	Direction Control Inactive Delay (Note 1)			30		30	ns
TCLGL	GT Active Delay (Note 8)			110		50	ns
TCLGH	GT Inactive Delay (Note 8)			85		50	ns
TRLRH	RD Width			325		200	ns
TOLOH	Output Rise Time		From 0.8 to 2.0 V		20		20
TOHOL	Output Fall Time	From 2.0 to 0.8 V		12		12	ns

- Notes:
- Signal at 8284A and 8288 shown for reference only.
  - Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
  - Applies only to T3 and wait states.
  - Applies only to T2 state (8 ns into T3).
  - Not tested; these specs are controlled by the Teradyne J941 tester.
  - VCC = 4.5 V, 5.5 V      VIH = 2.4 V  
VIL = .45 V                VIHc = 4.3 V  
VILc = .25 V                VOH = 1.6 V  
VOL = 1.4 V
  - Minimum spec tested at VCC Max. (5.5 V) only.
  - Maximum spec tested at VCC Min. (4.5 V) only.
  - Tested at VCC Max. (5.5 V) only.
  - Tested at VCC Min. (4.5 V) only.
  - Test conditions for TCLCL Max. are:  
VCC = 4.5 V                VOL = 1 V  
VIL = 0 V                    VIH = 4 V  
VILc = 0 V                    VIHc = 5 V


### SWITCHING WAVEFORMS

#### BUS TIMING - MINIMUM MODE SYSTEM



### SWITCHING WAVEFORMS

#### BUS TIMING - MINIMUM MODE SYSTEM (continued)




WF006780

- Notes:
1. All signals switch between  $V_{OH}$  and  $V_{OL}$  unless otherwise specified.
  2.  $RDY$  is sampled near the end of  $T_2$ ,  $T_3$ ,  $T_4$  to determine if  $T_4$  machines states are to be inserted.
  3. Two  $INTA$  cycles run back-to-back. The 8088 local ADDR/DATA bus is floating during both  $INTA$  cycles. Control signals are shown for the second  $INTA$  cycle.
  4. Signals at 8284 are shown for reference only.
  5. All timing measurements are made at 1.5 V unless otherwise noted.




### SWITCHING WAVEFORMS (continued)

#### BUS TIMING - MAXIMUM MODE



SWITCHING WAVEFORMS (continued)

BUS TIMING - MAXIMUM MODE SYSTEM (USING 8288)




WF006801

- Notes: 1. All signals switch between V<sub>OH</sub> and V<sub>OL</sub> unless otherwise specified.
2. RDY is sampled near the end of T<sub>2</sub>, T<sub>3</sub>, T<sub>W</sub> to determine if T<sub>W</sub> machine states are to be inserted.
3. Cascade address is valid between first and second INTA cycles.
4. Two INTA cycles run back-to-back. The 8088 local ADDR/DATA bus is floating during both INTA cycles. Control for pointer address is shown for second INTA cycle.
5. Signals at 8284 or 8288 are shown for reference only.
6. The issuance of the 8288 command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, A10WC, INTA, and DEN) lags the active high 8288 CEN.
7. All timing measurements are made at 1.5 V unless otherwise noted.
8. Status inactive in state just prior to T<sub>4</sub>.


### SWITCHING WAVEFORMS (continued)

#### ASYNCHRONOUS SIGNAL RECOGNITION



WF006820


#### BUS LOCK SIGNAL TIMING (MAXIMUM MODE ONLY)



WF006830

Note: Set-up requirements for asynchronous signals only to guarantee recognition at next CLK.


#### REQUEST/GRANT SEQUENCE TIMING (MAXIMUM MODE ONLY)



WF006840

Note: The coprocessor may not drive the buses outside the region shown without rising contention.

#### HOLD/HOLD ACKNOWLEDGE TIMING (MINIMUM MODE ONLY)



WF006851

Note: All signals switch between  $V_{OH}$  and  $V_{OL}$  unless otherwise specified.

### 8086/8088 INSTRUCTION SET SUMMARY

**DATA TRANSFER**

**MOV = Move**

Register/memory to/from register

7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
1 0 0 0 1 0 d w	mod reg r/m		

Immediate to register/memory

1 1 0 0 0 1 1 w	mod 0 0 0 r/m	data	data if w = 1
-----------------	---------------	------	---------------

Immediate to register

1 0 1 1 w reg	data	data if w = 1
---------------	------	---------------

Memory to accumulator

1 0 1 0 0 0 w	addr-low	addr-high
---------------	----------	-----------

Accumulator to memory

1 0 1 0 0 0 w	addr-low	addr-high
---------------	----------	-----------

Register/memory to segment register

1 0 0 0 1 1 1 0	mod 0 reg r/m
-----------------	---------------

Segment register to register/memory

1 0 0 0 1 1 0 0	mod 0 reg r/m
-----------------	---------------

**PUSH = Push:**

Register/memory

1 1 1 1 1 1 1 1	mod 1 1 0 r/m
-----------------	---------------

Register

0 1 0 1 0 reg
---------------

Segment register

0 0 0 reg 1 1 0
-----------------

**POP = Pop:**

Register/memory

1 0 0 0 1 1 1 1	mod 0 0 0 r/m
-----------------	---------------

Register

0 1 0 1 1 reg
---------------

Segment register

0 0 0 reg 1 1 1
-----------------

**XCHG = Exchange:**

Register/memory with register

1 0 0 0 0 1 1 w	mod reg r/m
-----------------	-------------

Register with accumulator

1 0 0 1 0 reg
---------------

**IN = Input from:**

Fixed port

1 1 1 0 0 1 0 w	port
-----------------	------

Variable port

1 1 1 0 1 1 0 w	
-----------------	--

**OUT = Output to:**

Fixed port

1 1 1 0 0 1 1 w	port
-----------------	------

Variable port

1 1 1 0 1 1 1 w	
-----------------	--

**XLAT = Translate byte to AL**

1 1 0 1 0 1 1 1	
-----------------	--

**LEA = Load EA to register**

1 0 0 0 1 1 0 1	mod reg r/m
-----------------	-------------

**LDS = Load pointer to DS**

1 1 0 0 0 1 0 1	mod reg r/m
-----------------	-------------

**LES = Load pointer to ES**

1 1 0 0 0 1 0 0	mod reg r/m
-----------------	-------------

**LANF = Load AH with flags**

1 0 0 1 1 1 1 1	
-----------------	--

**SANF = Store AH into flags**

1 0 0 1 1 1 1 0	
-----------------	--

**PUSHF = Push flags**

1 0 0 1 1 1 0 0	
-----------------	--

**POPF = Pop flags**

1 0 0 1 1 1 0 1	
-----------------	--

## INSTRUCTION SET SUMMARY (continued)

**ARITHMETIC**
**ADD = Add**

Reg/memory with register to either

7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
-----------------	-----------------	-----------------	-----------------

0 0 0 0 0 0 d w	mod reg r/m
-----------------	-------------

Immediate to register / memory

1 0 0 0 0 0 s w	mod 0 0 0 r/m	data	data if s:w = 01
-----------------	---------------	------	------------------

Immediate to accumulator

0 0 0 0 0 1 0 w	data	data if w = 1
-----------------	------	---------------

**ADC = Add with carry:**

Reg/memory with register to either

0 0 0 1 0 0 d w	mod reg r/m
-----------------	-------------

Immediate to register/memory

1 0 0 0 0 0 s w	mod 0 1 0 r/m	data	data if s:w = 01
-----------------	---------------	------	------------------

Immediate to accumulator

0 0 0 1 0 1 0 w	data	data if w = 1
-----------------	------	---------------

**INC = Increment:**

Register/memory

1 1 1 1 1 1 1 w	mod 0 0 0 r/m
-----------------	---------------

Register

0 1 0 0 0 reg
---------------

**AAA = ASCII adjust for add**

0 0 1 1 0 1 1 1
-----------------

**DAA = Decimal adjust for add**

0 0 1 0 0 1 1 1
-----------------

**SUB = Subtract:**

Reg/memory and register to either

0 0 1 0 1 0 d w	mod reg r/m
-----------------	-------------

Immediate from register/memory

1 0 0 0 0 0 s w	mod 1 0 1 r/m	data	data if s:w = 01
-----------------	---------------	------	------------------

Immediate from accumulator

0 0 1 0 1 1 0 w	data	data if w = 1
-----------------	------	---------------

**SBB = Subtract with borrow:**

Reg/memory and register to either

0 0 0 1 1 0 d w	mod reg r/m
-----------------	-------------

Immediate from register/memory

1 0 0 0 0 0 s w	mod 0 1 1 r/m	data	data if s:w = 01
-----------------	---------------	------	------------------

Immediate from accumulator

0 0 0 1 1 1 0 w	data	data if w = 1
-----------------	------	---------------

**DEC = Decrement:**

Register/memory

1 1 1 1 1 1 1 w	mod 0 0 1 r/m
-----------------	---------------

Register

0 1 0 0 1 reg
---------------

**NEG** Change sign

1 1 1 1 0 1 1 w	mod 0 1 1 r/m
-----------------	---------------

**CMP = Compare:**

Register/memory with register

0 0 1 1 1 0 1 w	mod reg r/m
-----------------	-------------

Register with register/memory

0 0 1 1 1 0 0 w	mod reg r/m
-----------------	-------------

Immediate with register/memory

1 0 0 0 0 0 s w	mod 1 1 1 r/m	data	data if s:w = 01
-----------------	---------------	------	------------------

Immediate with accumulator

0 0 1 1 1 1 0 w	data	data if w = 1
-----------------	------	---------------

**AAS** ASCII adjust for subtract

0 0 1 1 1 1 1 1
-----------------

**DAS** Decimal adjust for subtract

0 0 1 0 1 1 1 1
-----------------

**MUL** Multiply (unsigned)

1 1 1 1 0 1 1 w	mod 1 0 0 r/m
-----------------	---------------

**IMUL** Integer multiply (signed):

1 1 1 1 0 1 1 w	mod 1 0 1 r/m
-----------------	---------------

**AAM** ASCII adjust for multiply

1 1 0 1 0 1 0 0	0 0 0 0 1 0 1 0
-----------------	-----------------

**DIV** Divide (unsigned):

1 1 1 1 0 1 1 w	mod 1 1 0 r/m
-----------------	---------------

**IDIV** Integer divide (signed)

1 1 1 1 0 1 1 w	mod 1 1 1 r/m
-----------------	---------------

**AAD** ASCH adjust for divide

1 1 0 1 0 1 0 1	0 0 0 0 1 0 1 0
-----------------	-----------------

**CBW** Convert byte to word

1 0 0 1 1 0 0 0
-----------------

**CWD** Convert word to double word

1 0 0 1 1 0 0 1
-----------------

**INSTRUCTION SET SUMMARY (continued)**

**LOGIC**

	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
<b>NOT</b> Invert	1 1 1 1 0 1 1 w	mod 0 1 0 r/m		
<b>SHL/SAL</b> Shift logical/arithmetic left	1 1 0 1 0 0 v w	mod 1 0 0 r/m		
<b>SHR</b> Shift logical right	1 1 0 1 0 0 v w	mod 1 0 1 r/m		
<b>SAR</b> Shift arithmetic right	1 1 0 1 0 0 v w	mod 1 1 1 r/m		
<b>ROL</b> Rotate left	1 1 0 1 0 0 v w	mod 0 0 0 r/m		
<b>ROR</b> Rotate right	1 1 0 1 0 0 v w	mod 0 0 1 r/m		
<b>RCL</b> Rotate through carry flag left	1 1 0 1 0 0 v w	mod 0 1 0 r/m		
<b>RCR</b> Rotate through carry right	1 1 0 1 0 0 v w	mod 0 1 1 r/m		

**AND = And:**

Reg/memory and register to either	0 0 1 0 0 0 d w	mod reg r/m		
Immediate to register/memory	1 0 0 0 0 0 w	mod 1 0 0 r/m	data	data if w = 1
Immediate to accumulator	0 0 1 0 0 1 0 w		data	data if w = 1

**TEST = And function to flags, no result:**

Register/memory and register	1 0 0 0 0 1 0 w	mod reg r/m		
Immediate data and register/memory	1 1 1 1 0 1 1 w	mod 0 0 0 r/m	data	data if w = 1
Immediate data and accumulator	1 0 1 0 1 0 0 w		data	data if w = 1

**OR = Or:**

Reg/memory and register to either	0 0 0 0 1 0 d w	mod reg r/m		
Immediate to register/memory	1 0 0 0 0 0 w	mod 0 0 1 r/m	data	data if w = 1
Immediate to accumulator	0 0 0 0 1 1 0 w		data	data if w = 1

**XOR = Exclusive or:**

Reg/memory and register to either	0 0 1 1 0 0 d w	mod reg r/m		
Immediate to register/memory	1 0 0 0 0 0 w	mod 1 1 0 r/m	data	data if w = 1
Immediate to accumulator	0 0 1 1 0 1 0 w		data	data if w = 1

**STRING MANIPULATION:**

<b>REP</b> = Repeat	1 1 1 1 0 0 1 z
<b>MOVS</b> = Move byte/word	1 0 1 0 0 1 0 w
<b>CMPS</b> = Compare byte/word	1 0 1 0 0 1 1 w
<b>SCAS</b> = Scan byte/word	1 0 1 0 1 1 1 w
<b>LODS</b> = Load byte/wd to AL/AX	1 0 1 0 1 1 0 w
<b>STOS</b> = Store byte/wd from AL/A	1 0 1 0 1 0 1 w

## INSTRUCTION SET SUMMARY (continued)

### CONTROL TRANSFER

#### CALL = Call

	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
Direct within segment	1 1 1 0 1 0 0 0	disp-low	disp-high	
indirect within segment	1 1 1 1 1 1 1 1	mod 0 1 0 r/m		
Direct intersegment	1 0 0 1 1 0 1 0	offset-low	offset-high	
		seg-low	seg-high	
Indirect intersegment	1 1 1 1 1 1 1 1	mod 0 1 1 r/m		

#### JMP = Unconditional jump:

Direct within segment	1 1 1 0 1 0 0 1	disp-low	disp-high
Direct within segment-short	1 1 1 0 1 0 1 1	disp	
Indirect within segment	1 1 1 1 1 1 1 1	mod 1 0 0 r/m	
Direct intersegment	1 1 1 0 1 0 1 0	offset-low	offset-high
		seg-low	seg-high
Indirect intersegment	1 1 1 1 1 1 1 1	mod 1 0 1 r/m	

#### RET = Return from CALL:

Within segment	1 1 0 0 0 0 1 1		
Within segment adding immediate to SP	1 1 0 0 0 0 1 0	data-low	data-high
Intersegment	1 1 0 0 1 0 1 1		
Intersegment adding immediate to SP	1 1 0 0 1 0 1 0	data-low	data-high
<b>JE/JZ</b> = Jump on equal/zero	0 1 1 1 0 1 0 0	disp	
<b>JL/JNGE</b> = Jump on less/not greater or equal	0 1 1 1 1 1 0 0	disp	
<b>JLE/JNG</b> = Jump on less or equal/not greater	0 1 1 1 1 1 1 0	disp	
<b>JB/JNAE</b> = Jump on below/not above or equal	0 1 1 1 0 0 1 0	disp	
<b>JBE/JNA</b> = Jump on below or equal/not above	0 1 1 1 0 1 1 0	disp	
<b>JP/JPE</b> = Jump on parity/parity even	0 1 1 1 1 0 1 0	disp	
<b>JO</b> = Jump on overflow	0 1 1 1 0 0 0 0	disp	
<b>JS</b> = Jump on sign	0 1 1 1 1 0 0 0	disp	
<b>JNE/JNZ</b> = Jump on not equal/not zero	0 1 1 1 0 1 0 1	disp	
<b>JNL/JGE</b> = Jump on not less/greater or equal	0 1 1 1 1 1 0 1	disp	
<b>JNLE/JG</b> = Jump on not less or equal/greater	0 1 1 1 1 1 1 1	disp	
<b>JNB/JAE</b> = Jump on not below/above or equal	0 1 1 1 0 0 1 1	disp	
<b>JNBE/JA</b> = Jump on not below or equal/above	0 1 1 1 0 1 1 1	disp	
<b>JNP/JPO</b> = Jump on not par/par odd	0 1 1 1 1 0 1 1	disp	
<b>JNO</b> = Jump on not overflow	0 1 1 1 0 0 0 1	disp	
<b>JNS</b> = Jump on not sign	0 1 1 1 1 0 0 1	disp	
<b>LOOP</b> = Loop CX times	1 1 1 0 0 0 1 0	disp	
<b>LOOPZ/LOOPE</b> = Loop while zero/equal	1 1 1 0 0 0 0 1	disp	
<b>LOOPNZ/LOOPE</b> = Loop while not zero/equal	1 1 1 0 0 0 0 0	disp	
<b>JCXZ</b> = Jump on CX zero	1 1 1 0 0 0 1 1	disp	

### INSTRUCTION SET SUMMARY (continued)

#### CONTROL TRANSFER (continued)

INT = Interrupt	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
Type specified	1 1 0 0 1 1 0 1	type		
Type 3	1 1 0 0 1 1 0 0			
INTO = Interrupt on overflow	1 1 0 0 1 1 1 0			
IRET = Interrupt return	1 1 0 0 1 1 1 1			

#### PROCESSOR CONTROL

CLC = Clear carry	1 1 1 1 1 0 0 0	
CMC = Complement carry	1 1 1 1 0 1 0 1	
STC = Set carry	1 1 1 1 1 0 0 1	
CLD = Clear direction	1 1 1 1 1 1 0 0	
STD = Set direction	1 1 1 1 1 1 0 1	
CLI = Clear interrupt	1 1 1 1 1 0 1 0	
STI = Set interrupt	1 1 1 1 1 0 1 1	
HLT = Halt	1 1 1 1 0 1 0 0	
WAIT = Wait	1 0 0 1 1 0 1 1	
ESC = Processor Extension Escape	1 1 0 1 1 x x x	mod x x x r/m
LOCK = Bus lock prefix	1 1 1 1 0 0 0 0	

#### Footnotes:

AL = 8-bit accumulator  
 AX = 16-bit accumulator  
 CX = Count register  
 DS = Data segment  
 ES = Extra segment  
 Above/below refers to unsigned value.  
 Greater = more positive.  
 Less = less positive (more negative) signed values  
 if d = 1 then "to" reg; if d = 0 then "from" reg  
 w = 1 then word instruction; if w = 0 then byte instruction

if mod = 11 then r/m is treated as a REG field  
 if mod = 00 then DISP = 0, disp-low and disp-high are absent  
 if mod = 01 then DISP = disp-low sign-extended to 16-bits, disp-high is absent  
 if mod = 10 then DISP = disp-high; disp-low

if r/m = 000 then EA = (BX) + (SI) + DISP  
 if r/m = 001 then EA = (BX) + (DI) + DISP  
 if r/m = 010 then EA = (BP) + (SI) + DISP  
 if r/m = 011 then EA = (BP) + (DI) + DISP  
 if r/m = 100 then EA = (SI) + DISP  
 if r/m = 101 then EA = (DI) + DISP  
 if r/m = 110 then EA = (BP) + DISP\*  
 if r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)  
 \*except if mod = 00 and r/m = 110 then EA = disp-high; disp-low.

if s:w = 01 then 16 bits of immediate data form the operand.  
 if s:w = 11 then an immediate data byte is sign extended to form the 16-bit operand.  
 if v = 0 then "count" = 1; if v = 1 then "count" in (CL)  
 x = don't care  
 z is used for string primitives for comparison with Z.F Flag.

#### SEGMENT OVERRIDE PREFIX

0	0	1	reg	1	1	0
---	---	---	-----	---	---	---

REG is assigned according to the following table:

16-Bit (w = 1)	8-Bit (w = 0)	Segment
000 AX	000 AL	00 ES
001 CX	001 CL	01 CS
010 DX	010 DL	10 SS
011 BX	011 BL	11 DS
100 SP	100 AH	
101 BP	101 CH	
110 SI	110 DH	
111 DI	111 BH	

Instructions which reference the flag register files as a 16-bit object use the symbol FLAGS to represent the file:  
 FLAGS = X:X:X:X:(OF):(DF):(TF):(SF):(ZF):X:(AF):X:(PF):X:(CF)