入AMD 查询P8088_1供应;

捷多邦,专业PCB打样工厂,24小时加

8088

急出货

8-Bit Microprocessor CPU

iAPX86 Family

FINAL

DISTINCTIVE CHARACTERISTICS

- 8-bit data bus, 16-bit internal architecture
- Directly addresses 1 Mbyte of memory
- Software compatible with 8086 CPU
- Byte, word, and block operations
- 24 operand addressing modes

- Powerful instruction set
- Efficient high level language implementation
 - Three speed options: 5MHz 8088


8MHz 8088-2 10MHz 8088-1


GENERAL DESCRIPTION


The 8088 CPU is an 8-bit processor designed around the 8086 internal structure. Most functions of the 8088 are identical to the equivalent 8086 functions. The pinout is slightly different. The 8088 handles the external bus the same way the 8086 does, but it handles only 8 bits at a time. Sixteen-bit words are fetched or written in two

consecutive bus cycles. Both processors will appear identical to the software engineer, with the exception of execution time.

The 8088 is made with N-channel silicon gate technology and is packaged in a 40-pin Plastic dip, CERDIP or Plastic Leaded Chip Carrier.








Va	lid Combinations	
	6088	
P, N	8088-2	
	8088-1	-
	80888, 8088	
D	8088-28, 8088-2	
	8088-1B	
	8088B	
ID	8088-2B	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.



	Valid Combinations						
8088		/BOA					
8088-2		/BQA					

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

r

The follow	ving pin functi	on desc	PIN DESCRIPTION							
			multiplexed bus interface connection to the 8088 (without regard to additional bus buffers).							
Pin No.*	Name	1/0	Description							
9-16	AD7-AD0	1/0	Address Data Bus. These lines constitute the time multiplexed memory/IO address (T ₁) and data (T ₂ , T ₃ , T _W an T ₄) bus. These lines are active HIGH and float to three-state OFF during interrupt acknowledge and local bu "hold acknowledge."							
39, 2-8	A ₁₅ -A ₈	0	ress Bus. These lines provide address bits 8 through 15 for the entire bus cycle (T ₁ -T ₄). These lines do no s to be latched by ALE to remain valid. A ₁₅ -A ₈ are active HiGH and float to 3-state OFF during interrup nowledge and local bus "hold acknowledge."							
35-38	A19/S6, A18/S5, A17/S4, A16/S3	0	Address/Status. During T ₁ , these are the four most significant address lines for memory operations. During 1// operations, these lines are LOW. During memory and I/O operations, status information is available on these line during T ₂ , T ₃ , T _W and T ₄ . S ₆ is always LOW. The status of the interrupt enable flat bit (S ₅) is updated at th beginning of each clock cycle. S ₄ and S ₃ are encoded as shown.							
			This information indicates which segment register is presently being used for data accessing. These lines float to three-state OFF during local bus "hold acknowledge."							
			S4 S3 Characteristics							
			0 (LOW) 0 Alternate Data							
			0 1 Stack							
			1 (HIGH) 0 Code or None							
			1 1 Data Se is 0 (LOWy) (LOWy)							
32	RD	0	Read. Read strobe indicates that the processor is performing a memory or I/O read cycle, depending on the stat of the IO/M pin or S2. This signal is used to read devices which reside on the 8088 local bus. RD is active LOV during T2, T3 and Tw of any read cycle and is guaranteed to remain HIGH in T2 until the 8088 local bus ha floated.							
22	READY	+	This signal floats to 3-state OFF in "hold acknowledge." READY. The acknowledgment from the addressed memory or I/O device that it will complete the data transfe							
22	HEADT	'	The RDY signal from memory or I/O is synchronized by the 824 clock generator to form READY. This signal is active HIGH. The 8088 READY input is not synchronized. Correct operation is not guaranteed if the sel-up an hold times are not met.							
18	INTR	1	Interrupt Request. A level-triggered input which is sampled during the last clock cycle of each instruction t determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored to via a interrupt vector lookup table located in system memory. It can be internally masked by software resetting th interrupt enable bit. INTR is internally synchronized. This signal is active HIGH.							
23	TEST	'	TEST. Input is examined by the "wait for test" instruction. If the TEST input is LOW, execution continues otherwise, the processor waits in an "idle" state. This input is synchronized internally during each clock cycle o the leading edge of CLK.							
17	NMI	1	Non-Maskable Interrupt. An edge-triggered input which causes a type 2 interrupt. A subroutine is vectored to via a interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transitio from a LOW to HIGH initiales the interrupt at the end of the current instruction. This input is internally synchronized							
21	RESET	1	RESET. Causes the processor to immediately terminate its present activity. The signal must be active HIGH for a least four clock cycles. It restarts execution, as described in the instruction set description, when RESET return LOW, RESET is internally synchronized.							
19	CLK	1	Clock. Provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle t provide optimized internal timing.							
40	V _{CC} GND	┨────	V _{CC} . The +5 V ±10% power supply pin. GND. The ground pins.							
33		1	Ninimum/Maximum. Indicates what mode the processor is to operate in. The two modes are discussed in the following sections.							
28	10/ M	0	Status Line. An inverted maximum mode \overline{S}_2 . It is used to distinguish a memory access from an I/O access. IO/F becomes valid in the T4 preceding a bus cycle and remains valid until the final T4 of the cycle (I/O = HIGH $M = LOW$). IO/M floats to three-state OFF in local bus "hold acknowledge."							
29	ŴŔ	0	Write. Strobe indicates that the processor is performing a write memory or write I/O cycle, depending on the stat of the ID/M signal. WR is active for T ₂ , T ₃ and T _W of any write cycle. It is active LOW and floats to 3-state OFF i local bus "hold acknowledge."							
24	INTA	0	INTA. Used as a read strobe for interrupt acknowledge cycles. It is active LOW during T ₂ , T ₃ and T _W of eac interrupt acknowledge cycle.							
25	ALE	0	Address Latch Enable. Provided by the processor to latch the address into 8282/8283 address latch. It is a HIGI pulse active during clock low of T_1 of any bus cycle. Note that ALE is never floated.							
27	DT/R	0	Data Transmit/Receive. Needed in a minimum system that desires to use an 8286/8287 data bus transceiver. It i used to control the direction of data flow through the transceiver. Logically DT/R is equivalent to S_1 in th maximum mode, and its timing is the same as for IO/M (T = HIGH, R = LOW.) This signal floats to three-state OFI in local bus "hold acknowledge."							
26	DEN	0	Data Enable. Provided as an output enable for the 8286/8287 in a minimum system that uses the transceiver. DEI is active LOW during each memory and I/O access and for INTA cycles. For a read or INTA cycle, it is active fror the middle of T ₂ until the middle of T ₄ ; while for a write cycle, it is active from the beginning of T ₂ until the middle of T ₄ . DEN floats to 3-state OFF during local bus "hold acknowledge."							

Pin No.*	Name	1/0	Description								
31, 30	HOLD, HLDA	1/0	HIGH. The proce a T ₄ or T ₁ clock lines. After HOLD another cycle, it HOLD is not an a	II bus "hold." To be acknowledged, HOLD must be active use HLDA (HIGH) as an acknowledgment in the middle of HLDA, the processor will float the local bus and contro seor lowers HLDA, and when the processor needs to ru nitrol lines. zation should be provided if the system cannot otherwis							
34	SSO	0	guarantee the set-up time. Status Line. Logically equivalent to SO in the maximum mode. The combination of SSO, IO/M and DT/R a system to completely decode the current bus cycle status.								
				DT/R		Characteristics	٦				
			1 (HIGH)	0	0	Interrupt Acknowledge					
			1	0	1	Read I/O port	-				
			1	1	0	Write I/O port					
			1	1	1	Halt	_				
			0 (LOW)	0	0	Code Access	4				
			0	0	1	Read memory	-				
			0	1		Write memory Passive	-				
							returned to the passive state (1, 1, 1) during T ₃ or during P ₂				
			These signals fi	oat to t	hree-sta	te OFF during "hold a	ndicate the end of a bus ⁻ cycle. acknowledge.'' During the first clock cycle after RES r this first clock, they float to three-state OFF. ———————————————————————————————————				
			<u> </u>	S ₁	₹₀	Characteristics					
			0 (LOW)	0	0	Interrupt Acknowledge					
			0	0	1	Read I/O Port	4				
			0	1	0	Write I/O Port	7				
			0	1	1	Halt					
			1 (HIGH)	0	0	Code Access					
			1	0	1_1_	Read Memory	4				
				1	0	Write Memory	-				
				<u> </u>		Passive					
31, 30	RO/GT ₀ . RO/GT ₁	1/0	 A pulse of or (pulse 1). During a T4 or that the 8088 CLK. The CPL same rules a A pulse one (about to end Each master-ma after each bus If the request is cycle when all Request occ Current cycle 	T ₁ clock has allo J's bus in S for HC CLK wide and the ister exc exchang made w the folic urs on the is not	wide fro k cycle, wed the nterface DLD/HL e from t the for the for the low wing c or befor the low	m another local bus m a pulse one clock wide i local bus to float and i unit is disconnected lo D.D.A apply as for when the requesting master ii 3088 can reclaim the i of the local bus is a sec es are active LOW. o CPU is performing a n onditions are met: re T ₂ . v bit of a word.	ndicates to the 8088 (pulse 3) that the "hold" requese local bus at the next CLK. The CPU then enters T_4 , quence of three pulses. There must be one idle CLK cy nemory cycle, it will release the local bus during T_4 of t				
			3. Current cycle 4. A locked ins If the local bus	e is not struction is Idle ill be re	the firs is not when t leased start wit	acknowledge of an i currently executing. the request is made, the during the next clock. thin 3 clocks. Now the	interrupt acknowledge sequence. wo possible events will follow: four rules for a currently active memory cycle apply w				
			condition nur	nber 1 a	aireadv						
29	LOCK	0	condition nur	nber 1 a	already her sys Il is acti is signa	tem bus masters are no vated by the "LOCK" p al is active LOW and t	ot to gain control of the system bus while LOCK is act prefix instruction and remains active until the completion floats to 3-state off in "hold acknowledge."				
	LOCK ers correspond		LOCK. Indicates (LOW). The LO the next instruct	nber 1 a	already her sys il is acti is signi	tem bus masters are no vated by the "LOCK" p al is active LOW and t	ot to gain control of the system bus while LOCK is act refix instruction and remains active until the completion floats to 3-state off in "hold acknowledge."				

PIN DESCRIPTION (continued)										
Pin No.*	Name	1/0	Description							
24, 25	QS ₁ , QS ₀	0	Queue Status. I valid during the	Provides sta a CLK cyc	atus to allow external tracking of the intern le after which the queue operation is p	nal 8088 instruction queue. The queue status erformed.				
		1	QSt	QS ₀	Characteristics					
			0 (LOW)	0	No Operation					
			0	1	First Byte of Opcode from Queue					
			1 (HIGH)	0	Empty the Queue					
			1	1	Subsequent Byte from Queue					
34	-	0	Pin 34 is alway	/s HIGH ir	the maximum mode.					

*Pin numbers correspond to DIPs only.

DETAILED DESCRIPTION

The 8088 Compared to the 8086

- The queue length is 4 bytes in the 8088; whereas, the 8086 queue contains 6 bytes, or three words. The queue was shortened to prevent overuse of the bus by the BIU when prefetching instructions. This was required because of the additional time necessary to fetch instructions 8 bits at a time.
- To further optimize the queue, the prefetching algorithm was changed. The 8088 BIU will fetch a new instruction to load into the queue each time there is a 1 byte hole (space available) in the queue. The 8086 waits until a 2-byte space is available.
- The internal execution time of the instruction set is affected by the 8-bit interface. All 16-bit fetches and writes from/to memory take an additional four clock cycles. The CPU is also limited by the speed of instruction fetches. This latter problem only occurs when a series of simple operations occurs. When the more sophisticated instructions of the 8088 are being used, the queue has time to fill and the execution proceeds as fast as the execution unit will allow.

The 8088 and 8086 are completely software compatible by virtue of their identical execution units. Software that is system dependent may not be completely transferable, but software that is not system dependent will operate equally as well on an 8088 or an 8086.

The hardware interface of the 8088 contains the major differences between the two CPUs. The pin assignments are nearly identical, however, with the following functional changes:

- A₈ A₁₅ These pins are only address outputs on the 8088. These address lines are latched internally and remain valid throughout a bus cycle in a manner similar to the 8085 upper address lines.
- BHE has no meaning on the 8088 and has been eliminated.
- SSO provides the SO status information in the minimum mode. This output occurs on pin 34 in minimum mode only. DT/R, IO/M, and SSO provide the complete bus status in minimum mode.
- IO/M has been inverted to be compatible with the MCS-85 bus structure.
- ALE is delayed by one clock cycle in the minimum mode when entering HALT, to allow the status to be latched with ALE.

I/O Addressing

in the 8088, I/O operations can address up to a maximum of 64K I/O registers. The I/O address appears in the same format as the memory address on bus lines $A_{15} - A_0$. The

address lines $A_{19} - A_{16}$ are zero in I/O operations. The variable I/O instructions, which use register DX as a pointer, have full address capability, while the direct I/O instructions directly address one or two of the 256 I/O byte locations in page 0 of the I/O address space. I/O ports are addressed in the same manner as memory locations.

Designers familiar with the 8085 or upgrading an 8085 design should note that the 8085 addresses I/O with an 8-bit address on both halves of the 16-bit address bus. The 8088 uses a full 16-bit address of its lower 16 address lines.

Bus Operation

The 8088 address/data bus is broken into three parts — the lower eight address/data bus is broken into three parts — the lower eight address/data bits (AD₀ – AD₇), the middle eight address bits (A₈ – A₁₅) and the upper four address bits (A₁₆ – A₁₉). The address/data bits and the highest four address bits are time multiplexed. This technique provides the most efficient use of pins on the processor, permitting the use of a standard 40 lead package. The middle eight address bits are not multiplexed; i.e., they remain valid throughout each bus cycle. In addition, the bus can be demultiplexed at the processor with a single address latch if a standard, non-multiplexed bus is desired for the system.

Each processor bus cycle consists of at least four CLK cycles. These are referred to as T1, T2, T3 and T4. The address is emitted from the processor during T1 and data transfer occurs on the bus during T3 and T4. T2 is used primarily for changing the direction of the bus during read operations. In the event that a "NOT READY" indication is given by the addressed device, "wait" states (Tw) are inserted between T3 and T4. Each inserted "wait" state is of the same duration as a CLK cycle. Periods can occur between 8088 driven bus cycles. These are referred to as "idle" states (Ti) or inactive CLK cycles. The processor uses these cycles for internal housekeeping.

During T1 of any bus cycle, the ALE (address latch enable), signal is emitted (by either the processor or the 8288 bus controller, depending on the MN/\overline{MX} strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle may be latched.

Status bits $\overline{S0}$, $\overline{S1}$, and $\overline{S2}$ are used by the bus controller, in maximum mode, to identify the type of bus transaction according to the following table:

₹2	₹ ₁	ĪŜ₀	Characteristics
0 (LOW)	0	0	Interrupt Acknowledge
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1 (HIGH)	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	0	Write Data to Memory
1	1	1	Passive (no bus cycle)

Status bits S3 through S6 are multiplexed with high order address bits and are therefore valid during T2 through T4. S3 and S4 indicate which segment register was used for this bus cycle in forming the address according to the following table:

S4	S ₃	Characteristics				
0 (LOW)	0	Alternate Data (extra segment)				
0	1	Stack				
1 (HIGH)	0	Code or None				
1 1	1	Data				

S5 is a reflection of the PSW interrupt enable bit. S6 is always equal to 0.

External Interface

Processor Reset and Initialization

Processor initialization or start up is accomplished with activation (HIGH) of the RESET pin. The 8088 RESET is required to be HIGH for greater than four clock cycles. The 8088 will terminate operations on the high-going edge of RESET and will remain dormant as long as RESET is HIGH. The low-going transition of RESET triggers an internal reset sequence for approximately 7 clock cycles. After this interval the 8088 operates normally, beginning with the instruction in absolute location FFFF0H (see Figure 3). The RESET input is internally synchronized to the processor clock. At initialization, the HIGH to LOW transition of RESET must occur no sooner than 50 µs after power up, to allow complete initialization of the 8088.

If INTR is asserted sooner than nine clock cycles after the end of RESET, the processor may execute one instruction before responding to the interrupt.

All three-state outputs float to three-state OFF during RESET. Status is active in the idle state for the first clock after RESET becomes active and then floats to three-state OFF.

Interrupt Operations

Interrupt operations fall into two classes: software or hardware initiated. The software initiated interrupts and software aspects of hardware interrupts are specified in the instruction set description in the iAPX 88 book or the iAPX 86, 88 User's Manual. Hardware interrupts can be classified as nonmaskable.

Interrupts result in a transfer of control to a new program location. A 256 element table containing address pointers to the interrupt service program locations resides in absolute locations 0 through 3FFH (see Figure 3), which are reserved for this purpose. Each element in the table is 4 bytes in size and corresponds to an interrupt "type." An interrupting device supplies an 8-bit type number, during the interrupt acknowl-edge sequence, which is used to vector through the appropriate element to the new interrupt service program location.

Non-Maskable Interrupt (NMI)

The processor provides a single non-maskable interrupt (NMI) pin which has higher priority than the maskable interrupt request (INTR) pin. A typical use would be to activate a power failure routine. The NMI is edge-triggered on a LOW to HIGH transition. The activation of this pin causes a type 2 interrupt.

NMI is required to have a duration in the HIGH state of greater than two clock cycles but is not required to be synchronized to the clock. Any higher going transition of NMI is latched on-chip and will be serviced at the end of the current instruction or between whole moves (2 bytes in the case of word moves) of a block type instruction. Worst case response to NMI would be for multiply, divide and variable shift instructions. There is no specification on the occurrence of the low-going edge; it may occur before, during or after the servicing of NMI. Another high-going edge triggers another response if it occurs after the start of the NMI procedure. The signal must be free of logical spikes in general and be free of bounces on the low-going edge to avoid triggering extraneous responses.

Maskable Interrupt (INTR)

The 8088 provides a single interrupt request input (INTR) which can be masked internally by software with the resetting of the interrupt enable (IF) flag bit. The interrupt request signal is level triggered. It is internally synchronized during each clock cycle on the high-going edge of CLK. To be responded to, INTR must be present (HIGH) during the clock period preceding the end of the current instruction. During interrupt response sequence, further interrupts are disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt, or single step), although the FLAGS register which is automatically pushed onto the stack reflects the state of the processor prior to the interrupt. Until the old FLAGS register is restored, the enable bit will be zero unless specifically set by an instruction.


During the response sequence (see Figure 1), the processor executes two successive (back to back) interrupt acknowledge cycles. The 8088 emits the LOCK signal (maximum mode only) from T2 of the first bus cycle until T2 of the second. A local bus "hold" request will not be honored until the end of the second bus cycle. In the second bus cycle, a byte is fetched from the external interrupt system (e.g., 8259A PIC) which identifies the source (type) of the interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table. An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. The interrupt return instruction includes a flags pop which returns the status of the original interrupt enable bit when it restores the flags.

HALT

When a software HALT instruction is executed, the processor indicates that it is entering the HALT state in one of two ways, depending upon which mode is strapped. In minimum mode, the processor issues ALE, delayed by one clock cycle, to allow the system to latch the halt status. Halt status is available on IO/M, DT/R and SSO. In maximum mode, the processor issues appropriate HALT status on SZ, ST and SO, and the 8286 bus controller issues one ALE. The 8088 will not leave the HALT state when a local bus hold is entered while in HALT. In this case, the processor reissues the HALT indicator at the end of the local bus hold. An interrupt request or RESET will force the 8088 out of the HALT state.

Read/Modify/Write (Semaphore) Operations via LOCK

The LOCK status information is provided by the processor when consecutive bus cycles are required during the execution of an instruction. This allows the processor to perform read/modify/write operations on memory (via the "exchange register with memory" instruction), without another system bus master receiving intervening memory cycles. This is useful in multiprocessor system configurations to accomplish "test and set lock" operations. The LOCK signal is activated (LOW) in the clock cycle following decoding of the LOCK prefix instruction. It is deactivated at the end of the last bus cycle of the instruction following the LOCK prefix. While LOCK is active, a request on a RO/GT pin will be recorded, and then honored at the end of the LOCK.



External Synchronization via TEST

As an alternative to interrupts, the 8068 provides a single software-testable input pin (TEST). This input is utilized by executing a WAIT instruction. The single WAIT instruction is repeatedly executed until the TEST input goes active (LOW). The execution of WAIT does not consume bus cycles once the queue is full.

If a local bus request occurs during WAIT execution, the 8088 three-states all output drivers. If interrupts are enabled, the 8088 will recognize interrupts and process them. The WAIT instruction is then refetched, and reexecuted.

Basic System Timing

In minimum mode, the MN/ $\overline{\text{MX}}$ pin is strapped to V_{CC} and the processor emits bus control signals compatible with the 8085 bus structure. In maximum mode, the MN/ $\overline{\text{MX}}$ pin is strapped to GND, and the processor emits coded status information, which the 8288 bus controller uses to generate MULTIBUS compatible bus control signals.

System Timing — Minimum System

The read cycle begins in T1 with the assertion of the address latch enable (ALE) signal. The trailing (low going) edge of this signal is used to latch the address information, which is valid on the address/data bus (AD0 - AD7) at this time, into the 8282/8283 latch. Address lines A8 through A15 do not need to be latched because they remain valid throughout the bus cycle. From T1 to T4 the IO/M signal indicates a memory or I/O operation. At T2 the address is removed from the address/data bus, and the bus goes to a high impedance state. The read control signal is also asserted at T2. The read (RD) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later, valid data will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal to a HIGH level, the addressed device will again three-state its bus drivers. If a transceiver (8286/8287) is required to buffer the 8088 local bus, signals DT/R and DEN are provided by the 8088

A write cycle also begins with the assertion of ALE and the emission of the address. The IO/ \overline{M} signal is again asserted to indicate a memory or I/O write operation. In T2, immediately following the address emission, the processor emits the data to be written into the addressed location. This data remains valid until at least the middle of T4. During T2, T3 and Tw, the processor asserts the write control signal. The write (\overline{WR}) signal becomes active at the beginning of T2, as opposed to the read, which is delayed somewhat into T2 to provide time for the bus to float.

The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge (INTA) signal is asserted in place of the read (RD) signal and the address bus is floated (see Figure 1). In the second of two successive INTA cycles, a byte of information is read from the data bus, as supplied by the interrupt system logic (i.e., 8259A priority interrupt controller). This byte identifies the source (type) of the interrupt. It is multiplied by four and used as a pointer into the interrupt vector lookup table, as described earlier.

Bus Timing — Medium Complexity Systems

For medium complexity systems, the MN/MX pin is connected to GND and the 8288 bus controller is added to the system, as well as an 8282/8283 latch for latching the system address, and an 8286/8287 transceiver to allow for bus loading greater than the 8088 is capable of handling. Signals ALE, DEN and DT/R are generated by the 8288 instead of the processor in this configuration, although their timing remains relatively the same. The 8088 status outputs (S2, S1 and S0) provide type of cycle information and become 8288 inputs. This bus cycle information specifies read (code, data or I/O), write (data or I/O), interrupt acknowledge, or software halt. The 8288 thus issues control signals specifying memory read or write, I/O read or write or interrupt acknowledge. The 8288 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence, data is not valid at the leading edge of write. The 8286/8287 transceiver receives

the usual T and \overline{OE} inputs from the 8288's DT/ \overline{R} and \overline{DEN} outputs.

The pointer into the interrupt vector table, which is passed during the second INTA cycle, can derive from an 8259A located on either the local bus or the system bus. If the master 8289A priority interrupt controller is positioned on the local bus, a TTL gate is required to disable the 8286/8287 transceiver when reading from the master 8259A during the interrupt acknowledge sequence and software "poll."

Memory Organization

The processor provides a 20-bit address to memory which locates the byte being referenced. The memory is organized as a linear array of up to 1 million bytes, addressed as 00000(H) to FFFF(H). The memory is logically divided into code, data, extra data and stack segments of up to 64K bytes each, with each segment falling on 16-byte boundaries (see Figure 2).

All memory references are made relative to base addresses contained in high speed segment registers. The segment types were chosen based on the addressing needs of programs. The segment register to be selected is automatically chosen according to the rules of the following table. All information in one segment type share the same logical attributes (e.g., code or data). By structuring memory into relocatable areas of similar characteristics and by automatically selecting segment registers, programs are shorter, faster and more structured.




Figure 2. Memory Organization

Word (16-bit) operands can be located on even or odd address boundaries. For address and data operands, the least significant byte of the word is stored in the lower valued address location and the most significant byte in the next higher address location. The BIU will automatically execute two fetch or write cycles for 16-bit operands.

Certain locations in memory are reserved for specific CPU operations (see Figure 3). Locations from addresses FFFF0H through FFFFFH are reserved for operations including a jump to the initial system initialization routine. Following RESET, the CPU will always begin execution at location FFFF0H where the jump must be located. Locations 00000H through 003FFH are reserved for interrupt operations. Four-byte pointers consisting of a 16-bit segment address and a 16-bit offset address direct program flow to one of the 256 possible interrupt service routines. The pointer elements are assumed to have been stored at their respective places in reserved memory prior to the occurrence of interrupts.

Minimum and Maximum Modes

The requirements for supporting minimum and maximum 8088 systems are sufficiently different that they cannot be done efficiently with 40 uniquely defined pins. Consequently, the 8088 is equipped with a strap pin (MN/MX) which defines the system configuration. The definition of a certain subset of the pins changes, dependent on the condition of the strap pin. When the MN/MX pin is strapped to GNO, the 8088 defines pins 24 through 31 and 34 in maximum mode. When the MN/MX pin is strapped to V_{CC}, the 8088 generates bus control signals itself on pins 24 through 31 and 34.





Figure 3. Reserved Memory Locations


Memory Reference Need	Segment Register Used	Segment Selection Rule
Instructions	CODE (CS)	Automatic with all instruction prefetch.
Stack	STACK (SS)	All stack pushes and pops. Memory references relative to BP base reg- ister except data references.
Local Data	DATA (DS)	Data references when: relative to stack, destination of string operation, or explicitly overridden.
External (Global) Data	EXTRA (ES)	Destination of string operations: Explicitly selected using a segment override.


The minimum mode 8088 can be used with either a multiplexed or demultiplexed bus. The multiplexed bus configuration is compatible with the MCS-85TM multiplexed bus peripherals (8155, 8156, 8355, 8755A, and 8185). This configuration (see Figure 4) provides the user with a minimum chip count system. This architecture provides the 8088 processing power in a highly integrated form.


The demultiplexed mode requires one latch (for 64K addressability) or two latches (for a full megabyte of addressing). A third latch can be used for buffering if the address bus loading requires it. An 8286 or 8287 transceiver can also be used if data bus buffering is required (see Figure 5). The 8088 provides DEN and DT/R to control the transceiver, and ALE to latch the addresses. This configuration of the minimum mode provides the standard demultiplexed bus structure with heavy bus buffering and relaxed bus timing requirements.

The maximum mode employs the 8288 bus controller (see Figure 6). The 8288 decodes status lines $\overline{S0}$, $\overline{S1}$ and $\overline{S2}$ and provides the system with all bus control signals. Moving the bus control to the 8288 provides better source and sink current capability to the control lines and frees the 8088 pins for extended large system features. Hardware lock, queue status and two request/grant interfaces are provided by the 8088 in maximum mode. These features allow co-processors in local bus and remote bus configurations.









ABSOLUTE MAXIMUM RATINGS

Storage Temperature-65 to +150°C Voltage on any Pin

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature (T _A)	0 to +70°C
Supply Voltage (V _{CC})	
8088	5 V + 10%
8088-1, 8088-2	
Industrial (I) Devices	
Temperature (TA)	-40 to +85°C
Supply Voltage (V _{CC})	
8088	E 14 + 4004
8088-1, 8088-2	5 V ± 5%
Military (M) Devices	
Temperature (T _C)	
Supply Voltage (V _{CC})	
Operating ranges define those	limits between which the

functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range (for APL, Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Cond	Test Conditions		Max	Units
	hand have Maltana	COML: see I	Note 1	-0.5*		v
Vi∟†	Input Low Voltage	MIL: VCC = N	din. & Max.	-0.5	+ 0.8	l v
	Incut Link Voltage	COML: see I	Notes 1 & 2	2.0	Vcc + 0.5*	v
ViHt	Input High Voltage	MIL: VCC = N	Min. & Max.	2.0	VCC + 0.5	•
		COML: IOL -	2.0 mA			
VOL	Output Low Voltage	MIL: IOL = 2. V _{CC} = N			0.45	V V
		COML: IOH =	-400 μA			
VOH	Output High Voltage	MIL: IOH = - VCC = M		2.4		V V
Icc	Power Supply Current (Note 6)	MIL: $T_C = 25^{\circ}C$, $V_{CC} = Max$.			340	mA
		COML: 0 V 4	≤ VIN ≤ VCC		± 10	
iLi	Input Leakage Current	Input Leakage Current MIL: V _{CC} = Max. VIN = 5.5 V & 0 V		- 10	10	μA
		COML: 0.45	V < VOUT < VCC		COML ±10	
1LOTT	Output Leakage Current	MIL: V _{CC} = N VOUT =	MIL: V _{CC} = Max. V _{OUT} = 5.5 V & 0.45 V		MIL 10	μA
VCL	Clock Input Low Voltage			-0.5	+ 0.6	v
V _{CH}	Clock Input High Voltage			3.9	V _{CC} + 1.0	V
CIN	Capacitance of Input Buffer (All input except AD0-AD7, RQ/GT)	fc = 1 MHz			15	ρF
CIO	Capacitance of I/O Buffer (AD0-AD7, RQ/GT)	fc = 1 MHz	-		15	рF
			8088		340	
lcc	Power Supply Current	T _A = 25°C	8088-1, -2		350	mA
			P8088		250	

Notes: 1. V_{IL} tested with MN/ \overline{MX} pin = 0 V; V_{IH} tested with MN/ \overline{MX} pin = 5 V; MN/ \overline{MX} is a strap pin.

2. Not applicable to RQ/GT0 and RQ/GT1 pins (pins 30 and 31).

3. Signal at 8284 or 8288 shown for reference only.

4. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.

5. Applies only to T_3 and Wait states.

6. I_{CC} is measured while running a functional pattern with spec value I_{OL}/I_{OH} loads applied. * Guaranteed by design; not tested.


- † Group A, Subgroups 7 and 8 only are tested.
- tt Group A, Subgroups 1 and 2 only are tested.

Parameter Symbol	Parameter	T	8088		8088-2		8088-1		
	Description	Test Conditions	Min	Max	Min	Max	Min	Max	Units
TCLCL	CLK Cycle Period		200	500	125	500	100	500	ns
TCLCH	CLK Low Time		118		68		53		ns
TCHCL	CLK High Time		69		44		39		ns
TCH1CH2	CLK Rise Time	From 1.0 to 3.5 V		10		10		10	ns
TCL2CL1	CLK Fall Time	From 3.5 to 1.0 V		10		10		10	ns
TDVCL	Data in Set-up Time		30		20		5		ns
TCLDX	Data in Hold Time		10		10		10		ns
TRIVCL	RDY Set-up Time into 8284 (See Notes 3, 4)		35		35		35		ns
TCLR1X	RDY Hold Time into 8284 (See Notes 3, 4)		0		0		0		ns
TRYHCH	READY Set-up Time into 8088		118		68		53		ns
TCHRYX	READY Hold Time into 8088		30		20		20		ns
TRYLCL	READY Inactive to CLK (See Note 5)		-8		-8		- 10		ns
THVCH	HOLD Set-up Time		35		20		20		ns
TINVCH	INTR, NMI, TEST Set-up Time (See Note 4)		30		15		15		ns
TILIH	Input Rise Time (Except CLK)	From 0.8 to 2.0 V		20		20		20	ns
TIHIL	Input Fall Time (Except CLK)	From 2.0 to 0.8 V		12		12		12	ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating range MINIMUM COMPLEXITY SYSTEM TIMING REQUIREMENTS

SWITCHING CHARACTERISTICS over COMMERCIAL operating range (continued) TIMING RESPONSES

		Test Conditions	8088	3	8088-	2	8088-1		
Parameter Symbol	Parameter Description		Min	Max	Min	Max	Min	Max	Units
TCLAV	Address Valid Delay		10	110	10	60	10	50	ns
TCLAX	Address Hold Time]	10		10		10		ns
TCLAZ	Address Float Delay		TCLAX	80	TCLAX	50	10	40	ns
TLHLL	ALE Width		TCLCH - 20		TCLCH - 10		TCLCH - 10		ns
TCLLH	ALE Active Delay]		80		50		40	ns
TCHLL	ALE Inactive Delay			85		55		45	ns
TLLAX	Address Hold Time to ALE Inactive		TCHCL - 10		TCHCL - 10		TCHCL - 10		ns
TCLDV	Data Valid Delay		10	110	10	60	10	50	ns
TCHDX	Data Hold Time	1	10		10		10		ns
TWHDX	Data Hold Time After WR		TCLCH -30		TCLCH - 30		TCLCH - 25		ns
TCVCTV	Control Active Delay 1]	10	110	10	70	10	50	ns
TCHCTV	Control Active Delay 2	C _L = 20-100 pF	10	110	10	60	10	45	ns
TCVCTX	Control Inactive Delay	for all 8088 Outputs (in addition	10	110	10	70	10	50	ns
TAZRL	Address Float to READ Active	to internal loads)	0		0		0		ns
TCLRL	RD Active Delay	1	10	165	10	100	10	70	ns
TCLRH	RD Inactive Delay	1	10	150	10	80	10	60	ns
TRHAV	RD inactive to Next Address Active		TCLCL - 45		TCLCL - 40		TCLCL - 35		ns
TCLHAV	HLDA Valid Delay]	10	160	10	100	10	60	ns
TRLRH	RD Width	1	2TCLCL - 75		2TCLCL -50		2TCLCL -40		ns
TWLWH	WR Width]	2TCLCL - 60		2TCLCL -40		2TCLCL - 35		ns
TAVAL	Address Valid to ALE Low		TCLCH - 60		TCLCH - 40		TCLCH - 35		ns
TOLOH	Output Rise Time	From 0.8 to 2.0 V		20		20		20	ns
TOHOL	Output Fall Time	From 2.0 to 0.8 V		12		12		12	ns



2. Set-up requirement for asynchronous signal only to guarantee recognition at next CLK.

3. Applies only to T3 and Wait states.

SWITCHING CHARACTERISTICS over COMMERCIAL operating range (continued) TIMING RESPONSES

		T = - 4	8088		8088-2		8088-1			
	Parameter Description	Test Conditions	Min	Max	Min	Max	Min	Max	Units	
TCLML	Command Active Delay (See Note 1)		10	35	10	35	10	35	ns	
TCLMH	Command Inactive Delay (See Note 1)		10	35	10	35	10	35	ns	
TRYHSH	READY Active to Status Passive (See Note 3)			110		65		45	ns	
TCHSV	Status Active Delay		10	110	10	60	10	45	ns	
TCLSH	Status Inactive Delay		10	130	10	70	10	55	ns	
TCLAV	Address Valid Delay		10	110	10	60	10	50	ns	
TCLAX	Address Hold Time		10		10		10		ns	
TCLAZ	Address Float Delay		TCLAX	80	TCLAX	50	10	40	ns	
TSVLH	Status Valid to ALE High (See Note 1)			15		15		15	ns	
TSVMCH	Status Valid to MCE High (See Note 1)			15		15		15	ns	
TCLLH	CLK Low to ALE Valid (See Note 1)			15		15		15	ns	
TCLMCH	CLK Low to MCE High (See Note 1)			15		15		15	ns	
TCHLL	ALE Inactive Delay (See Note 1)	CL = 20-100 pF for all 8088		15		15		15	ns	
TCLMCL	MCE Inactive Delay (See Note 1)	outputs (in addition to internal loads)		15		15		15	ns	
TCLDV	Data Valid Delay	1	10	110	10	60	10	50	ns	
TCHDX	Data Hold Time	1	10		10		10		ns	
TCVNV	Control Active Delay (See Note 1)		5	45	5	45	5	45	ns	
TCVNX	Control Inactive Delay (See Note 1)		10	45	10	45	10	45	ns	
TAZRL	Address Float to Read Active]	0		0		0		ns	
TCLRL	RD Active Delay		10	165	10	100	10	70	ns	
TCLRH	RD inactive Delay		10	150	10	80	10	60	ns	
TRHAV	RD Inactive to Next Address Active		TCLCL -45		TCLCL -40		TCLCL -35		ns	
TCHDTL	Direction Control Active Delay (See Note 1)]		50		50		50	ns	
тснотн	Direction Control Inactive Delay (See Note 1)]		30		30		30	ns	
TCLGL	GT Active Delay			85		50	0	45	ns	
TCLGH	GT Inactive Delay	}		85		50	0	45	ns	
TRLRH	RD Width]	2TCLCL -75		2TCLCL -50		2TCLCL - 40		ns	
TOLOH	Output Rise Time	From 0.8 to 2.0 V		20	1	20		20	ns	
TOHOL	Output Fall Time	From 2.0 to 0.8 V		12		12	1	12	ns	

Notes: 1. Signal at 8284 or 8288 shown for reference only. 2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK. 3. Applies only to T₂ state (8 ns into T₃ state).

SWITCHING CHARACTERISTICS over MILITARY operating range (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

eter ption ycle Period (Note 11) DW Time IGH Time	Test Conditions (Note 6)	Min. 200	Max.	Min.	Max.	
OW Time IGH Time			500		max.	Unit
IGH Time		119		125	500	ns
	1	1 10		68		ns
T (1) (1)		69		44		ns
ise Time (Note 5)	From 1.0 to 3.5 V		10		10	ns
all Time (Note 5)	From 3.5 to 1.0 V		10		10	ns
Setup Time		30		20		ns
Hold Time		10		10		ns
ietup Time into 8284A 1 & 2)		35		35		ns
lold Time into 8284A 1 & 2)		0		0		ns
Setup Time into 8088		118		68		ns
Hold Time into 8088		30		20		ns
(Inactive to CLK 3)		-8		-8		ns
Setup Time		35		20		ns
NMt, TEST Setup Note 2)		30		15		ns
Rise Time t CLK) (Note 5)	From 0.8 to 2.0 V		20		20	ns
all Time (Except CLK) (Note 5)	From 2.0 to 0.8 V		12		12	ns
	Setup Time Hold Time Hold Time into 8284A 1 & 2) fold Time into 8284A 1 & 2) fold Time into 8088 / Hold Time into 8088 / Hold Time into 8088 / Hold Time into 8088 // Setup Time Notic State Setup Time Notic State Setup Time Itak (Note State) Setup Time Itak (Note State) Setup Time (Except CLK) (Note State A and 8288 shown for reference	Setup Time	Setup Time 30 hold Time 10 etup Time into 8284A 35 old Time into 8284A 0 / Setup Time into 8088 118 / Hold Time into 8088 30 / Hold Time into 8088 30 / Inactive to CLK -8 30 35 Null, TEST Setup 30 Note 2) 30 Nise Time 35 It CLK) (Note 5) From 0.8 to 2.0 V all Time (Except CLK) (Note 5) From 2.0 to 0.8 V A and 8288 shown for reference only. 30	Setup Time 30 heid Time 10 atup Time into 8284A 35 loid Time into 8284A 0 1 & 2) 0 / Setup Time into 8088 118 / Hold Time into 8088 30 / Inactive to CLK -8 35 30 / Inactive to CLK -8 Setup Time 35 NMI, TEST Setup Note 2) 30 tise Time 55 Time (Except CLK) (Note 5) From 0.8 to 2.0 V 20 all Time (Except CLK) (Note 5) From 2.0 to 0.8 V 12	Setup Time 30 20 h Hold Time 10 10 10 etup Time into 8284A 35 35 35 old Time into 8284A 0 0 0 Y Setup Time into 8088 118 68 7 ' Hold Time into 8088 30 20 20 ' Inactive to CLK 30 20 20 'Inactive to CLK 35 20 78 NMI, TEST Setup 35 20 15 Note 2) 30 15 15 It CLK) (Note 5) From 0.8 to 2.0 V 20 20 all Time (Except CLK) (Note 5) From 2.0 to 0.8 V 12	Setup Time 30 20 h Hold Time 10 10 10 etup Time into 8284A 35 35 35 old Time into 8284A 0 0 0 / Setup Time into 8088 118 68 ////////////////////////////////////

MINIMUM COMPLEXITY SYSTEM TIMING REQUIREMENTS

SWITCHING CHARACTERISTICS over MILITARY operating range (continued) TIMING RESPONSES


			80	88	808			
Parameter Parameter Symbol Description	Parameter Description	Test Conditions (Note 6)	Min.	Max.	Min.	Max.	Unit	
TCLAV	Address Valid Delay		10	110	10	60	ns	
TCLAX	Address Hold Time (Notes 7 & 8)] [10		10		ns	
TCLAZ	Address Float Delay (Note 8)	1 [10	80	10	50	ns	
TLHLL	ALE Width (Note 10)	1	98		58		ns	
TCLLH	ALE Active Delay (Note 8)	1		80		50	ns	
TCHLL	ALE Inactive Delay (Note 8)] [85		55	ns	
TLLAX	Address Hold Time to ALE Inactive (Note 7)		59		34		ns	
TCLDV	Data Valid Delay (Note 8)	1	10	110	10	60	ns	
TCHDX	Data Hold Time (Note 10)		10		10		ns	
TWHDX	Data Hold Time After WR (Note 9)		88		38		ns	
TOVOTV	Control Active Delay 1 (Note 8)]	10	110	10	70	ns	
TCHCTV	Control Active Delay 2 (Note 8)	C _L = 100 pF	10	110	10	60	ns	
TCVCTX	Control Inactive Delay (Note 8)	for all 8088 Outputs (in addition	10	110	10	70	ns	
TAZRL	Address Float to READ Active (Note 9)	to internal loads).	0		0		ns	
TCLRL	RD Active Delay (Note 8)	1	10	165	10	100	ns	
TCLRH	RD Inactive Delay (Note 8)		10	150	10	80	ns	
TRHAV	RD Inactive to Next Address Active (Note 10)		155		85		ns	
TCLHAV	HLDA Valid Delay (Note 8)		10	160	10	100	ns	
TRLRH	RD Width (Note 10)		325		200		ns	
TWLWH	WR Width (Note 10)]	340		210		ns	
TAVAL	Address Valid to ALE Low (Note 9)		58		28		ns	
TOLOH	Output Rise Time (Note 9)	From 0.8 to 2.0 V		20		20	ns	
TOHOL	Output Fall Time (Note 9)	From 2.0 to 0.8 V		12		12	ns	


Vcc	= 4.5 V	VOL	=	1	٧
	= 0 V		=		
VILC	= 0 V	VIHC	æ	5	۷


Parameter Symbol		Test Conditions (Note 6)	80	88	808		
	Parameter Description		Min.	Max.	Min.	Max.	Unit
TCLCL	CLK Cycle Period (Note 11)		200	500	125	500	ns
TCLCH	CLK LOW Time		118		68		ns
TCHCL	CLK HIGH Time		69		44		ns
TCH1CH2	CLK Rise Time (Note 5)	From 1.0 to 3.5 V		10		10	ns
TCL2CL1	CLK Fall Time (Note 5)	From 3.5 to 1.0 V		10		10	ns
TDVCL	Data in Setup Time		30		20		ns
TCLDX	Data in Hold Time		10		10		ns
TRIVCL	RDY Setup Time into 8284A (Notes 1 & 2)		35		35		ns
TCLR1X	RDY Hold Time into 8284A (Notes 1 & 2)		0		0		ns
TRYHCH	READY Setup Time into 8088		118		68		ns
TCHRYX	READY Hold Time into 8088		30		20		ns
TRYLCL	READY Inactive to CLK (Note 3)		-8		-8		ns
TINVCH	Setup Time for Recognition (INTR, NMI, TEST (Note 2)		30		15		ns
TGVCH	RQ/GT Setup Time		30		15		ns
TCHGX	RO Hold Time into 8086		40		30		ns
TILIH	Input Rise Time (Except CLK) (Note 5)	From 0.8 to 2.0 V		20		20	ns
TIHIL	Input Fall Time (Except CLK) (Note 5)	From 2.0 to 0.8 V		12		12	ns
5. Not t 6. VCC VIL VILC 7. Minim 8. Maxim 9. Teste 10. Teste 11. Teste	as only to T2 state (8 ns into T3), ested; these specs are controlled by the = 4.5 V, 5.5 V VIH = 2.4 V = 4.5 V 5.5 V VIH = 2.4 V = .45 V VOH = 1.6 V = 1.4 V um spec tested at V _{CC} Max. (5.5 V) onl uum spec tested at V _{CC} Max. (5.5 V) only, ound at V _{CC} Max. (5.5 V) only, d at V _{CC} Max. (5.5 V) only, conditions for TCLCL Max. are: = 4.5 V Vol. = 1 V = 0 V VIH = 4 V = 0 V VIH C = 5 V	ly.					


SWITCHING	CHARACTERISTICS	over	MILITARY	operating	range	(continued)
TIMING RESP	ONSES					


Parameter	Parameter	Test Conditions	80	8088		8088-2	
Symbol Description	(Note 6)	Min.	Max.	Min.	Max.	Unit	
TCLML	Command Active Delay (Note 1)		10	35	10	35	ns
TCLMH	Command Inactive Delay (Note 1)		10	35	10	35	ns
TRYHSH	READY Active to Status Passive (Note 4)			110		65	ns
TCHSV	Status Active Delay (Notes 7 & 8)		10	110	10	60	ns
TCLSH	Status Inactive Delay	1	10	130	10	70	ns
TCLAV	Address Valid Delay]	10	110	10	60	ns
TCLAX	Address Hold Time		10	T	10		กร
TCLAZ	Address Float Delay		10	80	10	50	ns
TSVLH	Status Valid to ALE HIGH (Note 1)			15		15	ns
TSVMCH	Status Valid to MCE HIGH (Note 1)]		15		15	ns
TCLLH	CLK LOW to ALE Valid (Note 1)			15		15	ns
TCLMCH	CLK LOW to MCE HIGH (Note 1)			15		15	ns
TCHLL	ALE Inactive Delay (Note 1)	C _L = 100 pF for all 8088		15		15	ns
TCLMCL	MCE Inactive Delay (Note 1)	Outputs (In addition to internal loads)		15		15	ns
TCLDV	Data Valid Delay		10	110	10	60	ns
TCHDX	Data Hold Time		10		10		ns
TCVNV	Control Active Delay (Note 1)		5	45	5	45	ns
TCVNX	Control Inactive Delay (Note 1)		10	45	10	45	ns
TAZRL	Address Float to Read Active		0		0		ns
TCLRL	RD Active Delay		10	165	10	100	ns
TCLRH	RD Inactive Delay		10	150	10	80	ns
TRHAV	RD Inactive to Next Address Active		155		65		ns
TCHDTL	Direction Control Active Delay (Note 1)			50		50	ns
TCHDTH	Direction Control Inactive Delay (Note 1)			30		30	ns
TCLGL	GT Active Delay (Note 8)]		110		50	ns
TCLGH	GT Inactive Delay (Note 8)		L	85		50	ns
TRLRH	RD Width		325	L	200		ns
TOLOH	Output Rise Time	From 0.8 to 2.0 V From 2.0 to 0.8 V		20	L	20	ns ns
2. Se 3. Ap 4. Ap 5. No 6. V(VI) VI) V(7. Mi 8. Mi 9. Te	gnal at 8284A and 8288 shown for refere stup requirement for asynchronous signal or polies only to T3 and wait states. splies only to T3 and wait states. by tested; these specs are controlled by th Cc = 4.5 V, 5.5 V VIH = 2.4 V L = .45 V VIHC = 4.3 V LC = .25 V VHC = 4.3 V LC = .25 V VOH = 1.6 V DL = 1.4 V Inimum spec tested at V _{CC} Max. (5.5 V) of sted at V _{CC} Min. (4.5 V) only.	only to guarantee recognition he Teradyne J941 tester. only.	at next CLK.				
11. Te Vo Vi	site conditions for TCLCL Max. are: $\infty = 4.5 V$ VoL = 1 V L = 0 V ViH = 4 V LC = 0 V VIHC = 5 V						











8086/8088 INSTRUCTION SET SUMMARY

MOV = Move	76543210 76	543210	76543210	76543210
Register/memory to/from register	100010dw m	od reg r/m		
mmediate to register/memory	1100011w mo	d 0 0 0 r/m	data	data if w = 1
Immediate to register	1011w reg	data	data if w = 1	
Memory to accumulator	101000w	addr-low	addr-high]
Accumulator to memory	1010001w	addr-low	addr-high]
Register/memory to segment register	10001110 mc	d0 reg r/m		
Segment register to register/memory	10001100 mc	od 0 reg r/m		
PUSH = Push:				
Register/memory	1111111 mc	d 1 1 0 r/m		
Register	0 1 0 1 0 reg			
Segment register	0 0 0 reg 1 1 0			
POP = Pop:				
Register/memory		od 0 0 0 r/m		
Register	0 1 0 1 1 reg			
Segment register	0 0 0 reg 1 1 1			
XCHG = Exchange:			1	
Register/memory with register	1000011w r	nod reg r/m		
Register with accumulator	10010 reg			
IN = Input from:				
Fixed port	1110010w	port		
Variable port	1110110w			
OUT = Output to:			, ,	
Fixed port	1110011w	port]	
Variable port	1110111w			
XLAT = Transtate byte to AL	11010111		_	
LEA = Load EA to register	10001101	mod reg r/m	Į	
LDS = Load pointer to DS	11000101	mod reg r/m]	
LES = Load pointer to ES	11000100	mod reg r/m	J	
LANF = Load AH with flags	10011111			
SANF = Store AH into flags	10011110			
PUSHF = Push flags	10011100			
POPF = Pop flags	10011101			

	TRUCTION SET SUN	INANT (CONTIN	iuea)	
ARITHMETIC				
ADD = Add	76543210	76543210	76543210	76543210
Reg/memory with register to either	00000dw	mod reg r/m		
Immediate to register / memory	10000sw	mod 0 0 0 r/m	data	data if s:w = 01
Immediate to accumulator	0000010w	data	data if w = 1]
ADC = Add with carry:				
Reg/memory with register to either	000100dw	mod reg r/m		
mmediate to register/memory	10000sw	mod 0 1 0 r/m	data	data if s:w = 01
mmediate to accumulator	0001010w	data	data if w = 1	
NC = Increment:				
Register/memory	111111w	mod 0 0 0 r/m		
Register	01000 reg			
AA = ASCII adjust for add	00110111			
DAA - Decimal adjust for add	00100111			
SUB = Subtract:				
Reg/memory and register to either	001010dw	mod reg r/m		
mmediate from register/memory	10000sw	mod 1 0 1 r/m	data	data if s:w = 01
mmediate from accumulator	0010110w	data	data if w = 1	
BB = Subtract with borrow:				
leg/memory and register to either	000110dw	mod reg r/m		
mmediate from register/memory	10000sw	mod 0 1 1 r/m	data	data if s:w = 01
nmediate from accumulator	0001110w	data	data if w = 1	
DEC = Decrement:				
legister/memory	1111111w	mod 0 0 1 r/m		
legister	01001 reg			
EG Change sign	1111011w	mod 0 1 1 r/m		
MP = Compare:				
egister/memory with register	0011101w	mod reg r/m		
egister with register/memory	0011100w	mod reg r/m		
nmediate with register/memory	10000sw	mod 1 1 1 r/m	data	data if s:w = 01
nmediate with accumulator	0011110w	data	data if w = 1	
AS ASCII adjust for subtract	00111111			
AS Decimal adjust for subtract	00101111			
UL Mulitiply (unsigned)	1111011w	mod 1 0 0 r/m		
IUL Integer multiply (signed):	1111011w	mod 1 0 1 r/m		
AM ASCII adjust for multiply	11010100	00001010		
IV Divide (unsigned):	1111011w	mod 1 1 0 r/m		
HV Integer divide (signed)	1111011w	mod 1 1 1 r/m		
AD ASCH adjust for divide		00001010		
BW Convert byte to word	10011000			

INSTRUCTION SET SUMMARY (continued)

[

LOGIC

NOT Invert
SHL/SAL Shift logical/arithmetic left
SHR Shift logical right
SAR Shift arithmetic right
ROL Rotate left
ROR Rotate right
RCL Rotate through carry flag left
RCR Rotate through carry right
AND = And:
Reg/memory and register to either
Immediate to register/memory
Immediate to accumulator
TEST = And function to flags, no result:
Register/memory and register
Immediate data and register/memory
Immediate data and accumulator
OR = Or:
Reg/memory and register to either

Reg/memory and register to either
Immediate to register/memory
Immediate to accumulator

XOR = Exclusive or:

Reg/memory and register to either	
Immediate to register/memory	
Immediate to accumulator	

STRING MANIPULATION:

REP = Repeat	1111001z
MOVS = Move byte/word	1010010w
CMPS - Compare byte/word	1010011w
SCAS = Scan byte/word	1010111w
LODS - Load byte/wd to AL/AX	1010110w
STOS = Store byte/wd from AL/A	1010101w

76543210	76543210	76543210	76543210
1111011w	mod 0 1 0 r/m		
110100vw	mod 1 0 0 r/m		
110100vw	mod 1 0 1 r/m		
110100vw	mod 1 1 1 r/m		
110100vw	mod 0 0 0 r/m		
110100vw	mod 0 0 1 r/m		
110100vw	mod 0 1 0 r/m		
110100vw	mod 0 1 1 r/m		
-			
001000dw	mod reg r/m		
100000w	mod 1 0 0 r/m	data	data if w = 1
0010010w	data	data if w = 1]
1000010w	mod reg r/m]	
	1	data	data if w = 1
1111011w	mod 0 0 0 r/m		

000010dw	mod reg r/m		
100000w	mod 0 0 1 r/m	data	data if w = 1
0000110w	data	data if w = 1	

001100dw	mod reg r/m		
100000w	mod 1 1 0 r/m	data	data if w = 1
0011010w	data	data if w = 1	

INSTRU	CTION SET SUM	MARY (contin	nued)	
CONTROL TRANSFER				
CALL = Call	76543210	76543210	76543210	76543210
Direct within segment	11101000	disp-low	disp-high	
indirect within segment	11111111	mod 0 1 0 r/m		
Direct intersegment	10011010	offset-low	offset-high	
	i	seg-low	seg-high	
direct intersegment	11111111	mod 0 1 1 r/m		
IMP = Unconditional jump:				
Direct within segment	11101001	disp-low	disp-high	
Direct within segment-short	11101011	disp		
ndirect within segment	11111111	mod 1 0 0 r/m		
Virect intersegment	11101010	offset-low	offset-high	
		seg-low	seg-high	
ndirect intersegment	11111111	mod 1 0 1 r/m		
IET = Return from CALL:				
/ithin segment	11000011			
lithin segment adding immediate to SP	11000010	data-low	data-high	
tersegment	11001011			
tersegment adding immediate to SP	11001010	data-low	data-high	
E/JZ = Jump on equal/zero	01110100	disp		
L/JNGE - Jump on less/not greater or equal	01111100	disp		
LE/JNG = Jump on less or equal/not greater	01111110	disp		
B/JNAE = Jump on below/not above or equal	01110010	disp		
BE/JNA - Jump on below or equal/not above	01110110	disp		
/JPE = Jump on parity/parity even	01111010	disp		
D = Jump on overflow	01110000	disp		
s = Jump on sign	01111000	disp		
NE/JNZ - Jump on not equal/not zero	01110101	disp		
IL/JGE - Jump on not less/greater or equal	01111101	disp		
ILE/JG - Jump on not less or equal/greater	01111111	disp		
NB/JAE = Jump on not below/above or equal	01110011	disp		
NBE/JA = Jump on not below or equal/above	01110111	disp		
IP/JPO = Jump on not par/par odd	01111011	d isp		
NO = Jump on not overflow	01110001	disp		
IS - Jump on not sign	01111001	disp		
DOP = Loop CX times	11100010	disp		
DOPZ/LOOPE = Loop while zero/equal	11100001	disp		
OOPNZ/LOOPNE - Loop while not zero/equal	11100000	disp		
CXZ = Jump on CX zero	11100011	disp		

INST	RUCTION SET SUM	MARY (contin	ued)	
CONTROL TRANSFER (continued)				
INT = Interrupt	76543210	76543210	76543210	76543210
Type specified	11001101	type		
Туре 3	11001100			
INTO - Interrupt on overflow	11001110			
IRET = Interrupt return	11001111]		
PROCESSOR CONTROL				
PHOCESSON CONTROL		,		
CLC = Clear carry	11111000	J		
CMC - Complement carry	11110101]		
STC = Set carry	11111001]		
CLD = Clear direction	11111100]		
STD = Set direction	11111101]		
CLI = Clear interrupt	11111010]		
STI - Set interrupt	11111011]		
HLT = Halt	11110100]		
WAIT = Wait	10011011]	_	
ESC = Processor Extension Escape	1 1 0 1 1 x x x	mod x x x r/m]	
LOCK - Bus lock prefix	11110000]		

Footnotes:

AL = 8-bit accumulator AX = 16-bit accumulator CX = Count register DS = Data segment ES = Extra segment Above/below refers to unsigned value. Greater = more positive. Less = less positive (more negative) signed values if d = 1 then "to" reg; if d = 0 then "from" reg w = 1 then word instruction; if w = 0 then byte instruction
if mod = 11 then r/m is treated as a REG field if mod = 00 then DISP = 0, disp-low and disp-high are absent if mod = 01 then DISP = disp-low sign-extended to 16-bits, disp-high is absent if mod = 10 then DISP = disp-high: disp-low
if $r/m = 000$ then EA = (BX) + (SI) + DISP if $r/m = 001$ then EA = (BX) + (DI) + DISP if $r/m = 010$ then EA = (BP) + (SI) + DISP if $r/m = 101$ then EA = (BP) + (DI) + DISP if $r/m = 100$ then EA = (BP) + (DI) + DISP if $r/m = 100$ then EA = (DI) + DISP if $r/m = 110$ then EA = (BP) + OISP if $r/m = 110$ then EA = (BP) + DISP
DISP follows 2nd byte of instruction (before data if required) *except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.

if s:w = 01 then 16 bits of immediate data form the operand. if s:w = 11 then an immediate data byte is sign extended to form the 16-bit operand. if v = 0 then "count" = 1; if v = 1 then "count" in (CL) x = don't care z is used for string primitives for comparison with Z.F Flag.

SEGMENT OVERRIDE PREFIX

_	_			 _

0 0 1 reg 1 1 0

REG is assigned according to the following table:

16-Bit (w = 1)	8-Bit (w = 0)	Segment
000 AX	000 AL	00 E\$
001 CX	001 CL	01 CS
010 DX	010 DL	10 SS
011 BX	011 BL	11 DS
100 SP	100 AH	
101 BP	101 CH	
110 SI	110 DH	
111 DI	111 BH	

Instructions which reference the flag register files as a 16-bit object use the symbol FLAGS to represent the file:

FLAGS = X:X:X:X:(OF):(DF):(TF):(SF):(ZF):X:(AF):X:(PF):X:(CF)