查询P8080A供应8080A/A种9080A, 24小时 加急出货

8-Bit Microprocessor

DISTINCTIVE CHARACTERISTICS

- High-speed version with 1.3µsec instruction cycle
- Military temperature range operation to 1.5µsec
- · Ion-implanted, n-channel, silicon-gate MOS technology
- 3.2mA of output drive at 0.4V (two full TTL loads)
- 700mV of high, 400mV of low level noise immunity
- 820mW maximum power dissipation at ±5% power


GENERAL DESCRIPTION


The 8080A products are complete, general-purpose, singlechip digital processors. They are fixed instruction set, parallel, 8-bit units fabricated with Advanced N-Channel Silicon Gate MOS technology. When combined with external memory and peripheral devices, powerful microcomputer systems are formed. The 8080A may be used to perform a wide variety of operations, ranging from complex arithmetic calculations to character handling to bit control. Several versions are available offering a range of performance options.

The processor has a 16-bit address bus that may be used to directly address up to 64K bytes of memory. The memory may be any combination of read/write and read-only. Data are transferred into or out of the processor on a bidirectional 8-bit data bus that is separate from the address lines. The data bus transfers instructions, data and status information between system devices. All transfers are handled using asynchronous handshaking controls so that any speed memory or I/O device is easily accommodated.


An accumulator plus six general registers are available to the programmer. The six registers are each 8 bits long and may be used singly or in pairs for both 8- and 16-bit operations. The accumulator forms the primary working register and is the destination for many of the arithmetic and logic operations.

A general purpose push-down stack is an important part of the processor architecture. The contents of the stack reside in R/W memory and the control logic, including a 16bit stack pointer, is located on the processor chip. Subroutine call and return instructions automatically use the stack to store and retrieve the contents of the program counter. Push and Pop instructions allow direct use of the stack for storing operands, passing parameters and saving the machine state.





Note: Pin 1 is marked for orientation.



Vali	d Combinations
	8080A
P, D	8080A-2
	8080A-1
	8080AB
	8080A-2B
	8080A-1B
ťD	8080AB
	8080A-2B

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

*This device is also available in Military temperature range. See MOS Microprocessors and Peripherals Handbook (Order #09275A/0) for electrical performance characteristics. B080A/Am9080A

AM9080A-1

ORDERING INFORMATION - Am9080A

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number



products.

*This device is also available in Military temperature range. See MOS Microprocessors and Peripherals Handbook (Order #09275A/0) for electrical performance characteristics.

combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade

. .

TYPE	PINS	ABBREVIATION	SIGNAL			
INPUT	1	Vss	Ground			
INPUT	3	V _{DD} , V _{CC} , V _{BB}	+12V, +5V, -5V Supplies			
INPUT	2	φ ₁ , φ ₂	Clocks			
INPUT	1	RESET	Reset			
INPUT	1	HOLD	Hold			
INPUT	1	INT	Interrupt			
INPUT	1	READY	Ready			
IN/OUT	8	D ₀ -D ₇	Data Bus			
OUTPUT	16	A0-A15	Address			
OUTPUT	1	INTE	Interrupt Enable			
OUTPUT	1	DBIN	Data Bus In Control			
OUTPUT	1	WR	Write Not			
OUTPUT	1	SYNC	Cycle Synchronization			
OUTPUT	1	HLDA	Hold Acknowledge			
OUTPUT	1	WAIT	Wait			

Pin No.	Names	1/0	Description
22, 15	φ ₁ , φ ₂	1	The Clock inputs provide basic timing generation for all internal operations. They are non-overlapping two phase, high level signals. All other inputs to the processor are TTL compatible.
12	RESET	1	The Reset input initializes the processor by clearing the program counter, the instruction register, the interrupt enable flip-flop and the hold acknowledge flip-flop. The Reset signal should be active for at least three clock periods. The general registers are not cleared.
13	HOLD	1	The Hold input allows an external signal to cause the processer to relinquish control over the address lines and the data bus. When Hold goes active, the processor completes its current operation, activates the HLDA output, and puts the 3-state address and data lines into their high-impedance state. The Holding device can then utilize the address and data busses without interference.
23	READY	1	The Ready input synchronizes the processor with external units. When Ready is absent, indicating the external operation is not complete, the processor will enter the Wait state. It will remain in the Wait state until the clock cycle, following the appearance of Ready.
14	INT	1	The Interrupt input signal provides a mechanism for external devices to modify the instruction flow of the program in progress, Interrupt requests are handled efficiently with the vectored interrupt procedure and the general purpose stack. Interrupt processing is described in more detail on the next page.
10-7, 3-6	D ₀ -D ₇	1/0	The Data Bus is comprised of 8 bidirectional signal lines for transferring data, instructions and status information between the processor and all external units.
25-27, 29-35, 1, 40, 37-39, 36	A0-A15	0	The Address Bus is comprised of 16 output signal lines used to address memory and peripheral devices.
19	SYNC	0	The Sync output indicates the start of each processor cycle and the presence of processor status information on the data bus.
17	DBIN	0	The Data Bus in output signal indicates that the bidirectional data bus is in the input mode and incoming data may be gated onto the Data Bus.
24	WAIT	0	The Wait output indicates that the processor has entered the Wait state and is prepared to accept a Ready from the current external operation.
18	WR	0	The Write output indicates the validity of output on the data bus during a write operation.
21	HLDA	0	The Hold Acknowledge output signal is a response to a Hold input. It indicates that processor activity has been suspended and the Address and Data Bus signals will enter their high-impedance state.
16	INTE	0	The Interrupt Enable output signal shows the status of the interrupt enable flip-flop, indicating whether or not the processor will accept interrupts.

8080A/Am9080A INSTRUCTION SET

The instructions executed by the 8080A are variable length and may be one, two or three bytes long. The length is determined by the nature of the operation being performed and the addressing mode being used.

The instruction summary shows the number of successive memory bytes occupied by each instruction, the number of clock cycles required for the execution of the instruction, the binary coding of the first byte of each instruction, the mnemonic coding used by assemblers and a brief description of each operation. Some branch-type instructions have two execution times depending on whether the conditional branch is taken or not. Some fields in the binary code are labeled with alphabetic abbreviations. That shown as vvv is the address pointer used in the one-byte Call instruction (RST). Those shown as ddd or sss designate destination and source register fields that may be filled as follows:

- 111 A register 000 B register 001 C register 010 D register 011 E register 100 H register 101 L register
- 110 Memory

The register diagram shows the internal registers that are directly available to the programmer. The accumulator is the primary working register for the processor and is a specified or implied operand in many instructions. All I/O operations take place via the accumulator. Registers H, L, D, E, B and C may be used singly or in the indicated pairs. The H and L pair is the implied address pointer for many instructions.

The Flag register stores the program status bits used by the conditional branch instructions: carry, zero, sign and parity. The fifth flag bit is the intermediate carry bit. The flags and the accumulator can be stored on or retrieved from the stack with a single instruction. Bit positions in the flag register when pushed onto the stack (PUSH PSW) are:

7	6	5	4	3	2	1	0	
s	Z	0	CY1	0	Ρ	1	CY2	

Where S = sign, Z = zero, CY1 = intermediate carry, <math>P = parity, CY2 = carry.

FLAG	5	
ACCUMULATOR	8	
H REGISTER	L REGISTER	8+8
D REGISTER	E REGISTER	8+8
B REGISTER	C REGISTER	8+8
PROGRAM	16	
STACK P	OINTER	16

REGISTER DIAGRAM

During Sync time at the beginning of each instruction cycle, the data bus contains operation status information that describes the machine cycle being executed. Positions for the status bits are:

7	6	5	4	3 2 1		1	0	
MEMR	INP	M1	OUT	HLTA	STK	wo	INTA	

STATUS DEFINITION:

- INTA Interrupt Acknowledge. Occurs in response to an interrupt input and indicates that the processor will be ready for an interrupt instruction on the data bus when DBIN goes true.
- WO Write or Output indicated when signal is LOW. When HIGH, a Read or Input will occur.
- STK Stack indicates that the content of the stack pointer is on the address bus.
- HLTA Halt Acknowledge.
- OUT Output instruction is being executed.
- M1 First instruction byte is being fetched.
- INP Input instruction is being executed.
- MEMR Memory Read operation.

INTERRUPT PROCESSING

When the processor interrupt mechanism is enabled (INTE - 1), interrupt signals from external devices will be recognized unless the processor is in the Hold State. In handling an interrupt, the processor will complete the execution of the current instruction, disable further interrupts and respond with INTA status instead of executing the next sequential instruction in the interrupted program.

The interrupting device should supply an instruction opcode to the processor during the next DBIN time after INTA status appears.

Any opcode may be used except XTHL. If the instruction supplied is a single byte instruction, it will be executed. (The usual single byte instruction utilized is RST.) If the interrupt instruction is two or three bytes long, the next one or two processor cycles, as indicated by the DBIN signal, should be used by the external device to supply the succeeding byte(s) of the interrupt instruction. Note that INTA status from the processor is not present during these operations.

If the interrupt instruction is not some form of CALL, it is executed normally by the processor except that the Program Counter is not incremented. The next instruction in the interrupted program is then fetched and executed. Notice that the interrupt mechanism must be re-enabled by the processor before another interrupt can occur.

If the interrupt instruction is some form of CALL, it is executed normally. The Program Counter is stored and control transferred to the interrupt service subroutine. The routine has responsibility for saving and restoring the machine state and for re-enabling interrupts if desired. When the interrupt service is complete, a RETURN instruction will transfer control back to the interrupted program.

3-172

INSTRUCTION SET SUMMARY

Code 5 4 3 2 1 0			Assembly Mnemonic	Instruction Description	Op Code 7 6 5 4 3 2 1 0	No. of Bytes	Clock Cycles	Assembly Mnemonic	Instruction Description
TA TRANS	FER				ARITHMETIC				
dddsss	1	5	MOVr, r	Move register to register	10000555	1	4	ADDr ADCr	Add register to Acc Add with carry register to Acc
110 8 8 8		7	MOVm,r MOVr,m	Move register to memory Move memory to register	10001sss 10000110	1	4	ADOm	Add memory to Acc
d d d 1 1 0 d d d 1 1 0		7	MOVr, m MVI, r	Move to register, immediate	10001110	1	7	ADCm	Add with carry memory to Ad
110110	2	10	MVI, m	Move to memory, immediate	11000110	2	7	ADI ACI	Add to Acc, immediate Add with carry to Acc,
111010	3	13	LDA LDAX B	Load Acc, direct Load Acc, indirect via B & C	11001110	2	'	ACI	immediate
001010		7	LDAX D	Load Acc, indirect via D & E	00001001	1	10	DAD B	Double add B & C to H & L
101010		16	LHLD	Load H & L, direct	00011001	1	10 10	DAD D DAD H	Double add D & E to H & L Double add H & L to H & L
100001	3	10 10	LXIH LXID	Load H & L, immediate Load D & E, immediate	00111001	i	10	DAD SP	Double add stack pointer to
010001	3	10	LXIB	Load B & C, immediate					& L Subtract register from Acc
110001	3	10	LXI SP	Load stack pointer, immediate	10010sss 10011sss	1	4	SUBr SBBr	Subtract register from Acc Subtract with borrow register
100010	3	16 13	SHLD STA	Store H&L, direct Store Acc, direct					from Acc
000010		7	STAX 8	Store Acc, indirect via B & C	10010110	1	777	SUBm SBBm	Subtract memory from Acc Subtract with borrow memory
010010		75	STAX D SPHL	Store Acc, indirect via D & E Transfer H & L to stack	10011110		'	SDDM	from Acc
111001		5	GF THE	pointer	11010110	2	7	SUI	Subtract from Acc, immediate Subtract with borrow from Ac
101011	1	4	XCHG	Exchange D & E with H & L	11011110	2	7	SBI	immediate
100011	1	18	XTHL	Exchange top of stack with H & L	00100111	1	4	DAA	Decimal adjust Acc
011011		10	IN	Input to Acc					
010011		10	OUT	Output from Acc					
					STACK OPER	ATIONS			
NTROL					11000101	1	11	PUSH B PUSH D	Push registers B&C on sta Push registers D&E on sta
		7	HLT	Halt and enter wait state	11010101	1	ii	PUSH H	Push registers H & L on sta
1110110 11011		4	STC	Set carry flag	11110101	1	11	PUSH PSW	Push Acc and flags on stack Pop registers B & C off stack
011111	1 1	4	CMC	Complement carry flag	11000001		10 10	POP B POP D	Pop registers D & E off stat
11101		4	EI Di	Enable interrupts Disable interrupts	111100001		10	POP H	Pop registers H & L off stac
000000		4	NOP	No operation	11110001	1	10	POP PSW	Pop Acc and flags off stack
					LOGICAL				<u> </u>
RANCH	1 3	10	JMP	Jump unconditionally	10100555	1	4	ANA r	And register with Acc And memory with Acc
101101	0 3	10	JC	Jump on carry	10100110		77	ANA m ANI	And with Acc, immediate
01001	0 3 0 3	10 10	JNC JZ	Jump on no carry Jump on zero	10101888		4	XRA r	Exclusive or register with Ac
00001		10	JNZ	Jump on not zero	10101110		777	XRAm XRI	Exclusive Or memory with A Exclusive Or with Acc,
111001		10	JP JM	Jump on positive Jump on minus	11101110	2	'		immediate
111101		10 10	JPE	Jump on parity even	10110888		4	ORA r	Inclusive Or register with Ac Inclusive Or memory with Ac
110001	0 3	10	JPO	Jump on parity odd	10110110		7	ORA m ORI	Inclusive Or memory with Acc,
100110	1 3 0 3	17 17-11	CALL	Call unconditionally Call on carry	11110110	-			immediate
101010		17-11	CNC	Call on no carry	10111888		4	CMPr CMPm	Compare register with Acc Compare memory with Acc
100110	0 3	17-11	CZ CNZ	Call on zero Call on not zero	10111110	, ' , 2	, 7	CPI	Compare with Acc, immediat
100010		17-11 17-11	CP	Call on positive	00101111	1	4	CMA	Compliment Acc
111110	0 3	17-11	CM	Call on minus	00000111		4	RLC RRC	Rotate Acc left Rotate Acc right
110110		17-11 17-11	CPE CPO	Call on parity even Call on parity odd	00010111		4	RAL	Rotate Acc left through can
110010	1 1	10	RET	Return unconditionally	00011111		4	RAR	Rotate Acc right through ca
101100	0 1	11-5 11-5	RC RNC	Return on carry Return on no carry					
100100 100000 111000	0 1 0 1	11-5 11-5 11-5	RZ ANZ RP	Return on zero Return on not zero Return on positive	INCREMENT/				
111100	0 1	11-5 11-5	RM RPE	Return on minus Return on parity even	00ddd100		5 10	iNR r INR m	Increment register Increment memory
110100 110000	0 1	11-5	RPO	Return on parity odd	0000001	i 1	5	INX B	increment extended B & C
110100		5	PCHL	Jump unconditionally,	0001001		5 5	INX D	Increment extended D & E Increment extended H & L
1 V V V 1 1	1	11	RST	indirect via H & L Restart	0010001		5	INX SP	Increment stack pointer
	•	••			0000010	1 1	5	DCR r	Decrement register Decrement memory
					0011010		10 5	DCR m DCX B	Decrement extended 8 & 0
					0001101	1 1	5	DCX D	Decrement extended D & E
					0010101		5 5	DCX H DCX SP	Decrement extended H & L Decrement stack pointer
					1				

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C	to + 150°C
All Input or Output Voltages	
With Respect to VBB0.3	V to +20V
VCC, VDD and VSS With	
Respect to VBB0.3	V to +20V
Power Dissipation	1.5W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.


OPERATING RANGES

Commercial (C) Devices	
Temperature (T _A)	0 to +70°C
Supply Voltage (V _{CC})	5V ±5%
(V _{BB})	5V ±5%
(V _{DD})	12V ±5%
Industrial (I) Devices	
Temperature (T _A)	40 to +85°C
Supply Voltage (V _{CC})	5V ±5%
(V _{BB})	5V ±5%
(V _{DD})	12V ±5%

Operating ranges define those limits between which the functionality and parameters of the device are guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified

Parameter						
	Description	Test Conditions	Min	Min Typ Max		Units
VILC	Clock Input Low Voltage		V _{SS} – 1		V _{SS} + 0.8A	v
VIHC	Clock Input High Voltage		9.0		V _{DD} +1	V
VIL	Input Low Voltage	7	V _{SS} - 1		V _{SS} + 0.8	v
<u>Viн</u>	Input High Voltage]	3.3		V _{CC} + 1	v
VOL	Output Low Voltage	IOL = 1.9mA on all outputs,			0.45	v
Voh	Output High Voltage	i _{OH} = -150μΑ.	3.7			v
IDD(AV)	Avg. Power Supply Current (V _{DD})	operation		40	70	mA
ICC(AV)	Avg. Power Supply Current (V _{CC})			60	80	mA
IBB(AV)	Avg. Power Supply Current (VBB)			0.01	1.0	mA
hL.	Input Leakage	$v_{\rm SS} \leq v_{\rm IN} \leq v_{\rm CC}$			±10	μA
ICL	Clock Leakage	$V_{SS} \leq V_{CLOCK} \leq V_{DD}$			±10	μA
DL	Data Bus Leakage in Input Mode	$\begin{array}{c} V_{SS} \leqslant V_{IN} \leqslant V_{SS} + 0.8V \\ V_{SS} + 0.8V \leqslant V_{IN} \leqslant V_{CC} \end{array}$			- 100 -2.0	μA mA
IFL	Address and Data Bus Leakage During HOLD	VADDR/DATA = VCC VADDR/DATA = VSS + 0.45V			+ 10 - 100	μA




Parameters	Description	Test Conditions	Min	Max	-1 Min	-1 Max	-2 Min	-2 Max	Uni
t _{CY} ^[3]	Clock Period		0.48	2.0	0.32	2.0	0.38	2.0	μsec
t _r , t _i	Clock Rise and Fall Time		0	50	0	25	0	50	nsec
t _{ø1}	φ ₁ Pulse Width	-	60		50		60		nsec
t _{ø2}			220		145		175		nsec
t _{D1}	Delay ϕ_1 to ϕ_2]	0	<u> </u>	0		0		nsec
tD2	Delay ϕ_2 to ϕ_1		70		60		70		nsec
t _{D3}	Delay ϕ_1 to ϕ_2 Leading Edges]	80		60		70	†	nsec
t _{DA}	Address Output Delay From \$\phi_2\$			200		150		175	nsec
t _{DD}	Data Output Delay From ϕ_2	ן ⊢ C(≖ 100p⊢		200		180		200	nsec
tDC	Signal Output Delay From φ ₁ or φ ₂ (SYNC, WR, WAIT, HLDA)	$-C_{L} = 100 pF$		120		110		120	nsec
t _{DF}	DBIN Delay From \$\$\phi_2\$	1 _	25	140	25	130	25	140	nsec
toi [1]	Delay for Input Bus to Enter Input Mode	1 -		tDF		tDF		tOF.	пзес
IDS1	Data Set-up Time During ϕ_1 and DBIN	1	30		10		20		nsec
tDS2	Data Set-up Time to \$\phi_2\$ During DBIN	1	150		120		130	-	nsec
t _{DH} [1]	Data Hold time From ¢2 During DBIN]	[1]	_	[1]		[1]		nsec
tie	INTE Output Delay From	C _L = 50 pF		200		200		200	nsec
tAS	READY Set-up Time During Ø2		120		90		90		nsec
HS	HOLD Set-up Time to ϕ_2		140		120		120		nsec
tis	INT Set-up Time During		120		100		100		nsec
tн	Hold Time From ϕ_2 (READY, INT, HOLD)		0		0		0	-	nsec
^t FD	Delay to Float During Hold (Address and Data Bus)			120		120		120	nsec
taw	Address Stable Prior to WR]]	[5]		[5]		[5]		nsec
bw	Output Data Stable Prior to WR		[6]		[6]		[6]		nsec
WD	Output Data Stable From WR		[7]		[7]		[7]		nsec
WA	Address Stable From WR	$C_L = 100 \text{pF:}$ Address, Data $C_I = 50 \text{pF:}$ WR, HLDA, DBIN	[7]		[7]		[7]		nsec
^l HF	HLDA to Float Delay		[8]		[8]		[8]		nsec
WF	WR to Float Delay		[9]		[9]		[9]		nsec
ан	Address Hold Time After DBIN during HLDA		-20		-20		- 20		лѕес

Notes: (Parenthesis gives -1, -2 specifications, respective-ly)


- 1. Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured. $t_{DH} = 50$ ns or t_{DF} , whichever is less.
- 2. $t_{CY} = t_{D3} + t_{r\phi2} + t_{\phi2} + t_{f\phi2} + t_{D2} + t_{r\phi1} \ge 480$ ns (-1:320 ns, -2:380 ns).





- 3. The following are relevant when interfacing the 8080A to devices having V_{IH} = 3.3V: a) Maximum output rise time from .8V to
 - 3.3V = 100ns @ C_L = SPEC.


- b) Output delay when measured to 3.0V = SPEC + 60ns @ C_L = SPEC.
- c) If C_L = SPEC, add .6ns/pF if C_L > C_{SPEC}, subtract .3ns/pF (from modified delay) if C_L < C_{SPEC}.
- 4. t_{AW} = 2t_{CY} t_{D3} t_{rφ2} 140 ns (- 1:110 ns, 2:130 ns).
- 5. $t_{DW} = t_{CY} t_{D3} t_{r\phi 2} 170$ ns (-1:150 ns, -2:170 ns).
- 6. If not HLDA, $t_{WD} = t_{WA} = t_{D3} + t_{r\phi 2} + 10$ ns. If HLDA, $t_{WD} = t_{WA} = t_{WF}$.
- 7. $t_{HF} = t_{D3} + t_{r\phi 2} 50$ ns).
- 8. $t_{WF} = t_{D3} + t_{r\phi 2} 10$ ns.
- 9. Data in must be stable for this period during DBIN T_3 . Both t_{DS1} and t_{DS2} must be satisfied.
- Ready signal must be stable for this period during T₂ or T_W. (Must be externally synchronized.)
- Hold signal must be stable for this period during T₂ or T_W when entering hold mode, and during T₃, T₄, T₅ and T_{WH} when in hold mode. (External synchronization is not required.)
- Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized on the following instruction. (External synchronization is not required.)
- 13. This timing diagram shows timing relationships only; it does not represent any specific machine cycle.



CLOCK SWITCHING CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Am9080A-1, 8080A-1		Am9080A-2, 8080A-2		Am9080A, 8080A		
		Min	Max	Min	Max	Min	Max	Units
tcy	Clock Period	320	2000	380	2000	480	2000	ns
tr, tf	Clock Transition Times	0	25	0	50	0	50	ns
tø1	Clock ¢1 Pulse Width	50		60		60		ns
t _{¢2}	Clock ¢2 Pulse Width	145		175		220		ns
t _{D1}	φ1 to φ2 Offset	0		0		0	[ns
t _{D2}	φ2 to φ1 Offset	60		70		70	[ns
t _{D3}	φ1 to φ2 Delay	60		70		80		ns

CLOCK WAVEFORM DETAIL



 $t_{\rm CY} = t_{\rm D3} + t_{r\phi2} + t_{\phi2} + t_{f\phi2} + t_{\rm D2} + t_{r\phi1}$