查询YMF701F供应商

捷多邦,专业PCB打样工厂,24小时加急出货

NEW PRODUCT NEWS

YAMAHA'LSI

YMF701 OPL

OPL3-SA 1chip OPL3 Audio.System

DVERVIEW

The YAMAHA YMF701 (OPL3-SA) is a single chip multimedia audio LSI that supports softwares written for the Sound Blaster Pro and Windows Sound System interface. The YMF701 integrates YMF262 (OPL3). D/A converter for OPL3, 16-bit sigma-delta stereo CODEC, MPU-401 compatible MIDI interface, joystick port with timer, and software programmable ISA BUS Interface. It also supports power down mode for power-conscious multimedia PC.


FEATURES

- Compatible with PC Game and Windows Sound System.
- Register Compatible with YMF262 (OPL3) and YMF289 (OPL3-L).
- Built-in 16-bit Sigma-Delta Stereo CODEC.
- Programmable Sample Rate from 5.5kHz to 48kHz for Recording / Playback.
- 64-step Master Volume Control.
- Dual DMA with FIFO for Full Duplex .
- Supports IMA ADPCM, A-Law and μ -Law Compression / Decompression,
- Supports DMA Demand Mode.
- MPU-401 Compatible MIDI Interface.
- Joystick Port with Timer (NE558).
- Built-in 6-channel Stereo Mixer (LINE, AUX, SYNTH, SB, CODEC, MIC).
- Supports 3-channel analog input (LINE, AUX, MIC).
- Software Programmable ISA BUS Interface (DMA, Interrupt, I/O Address).
- All registers are readable.
- Power Down Mode.
- Dual Master Clock Input (24.576MHz, 33.8688MHz).
- 5V or 3.3V power supply for digital, 5V power supply for analog.

• 100 pin QFP package (YMF701-F) and 100 pin SQFP package (YMF701-S).


OPL^{Te} is a trade mark of YAMAHA corporation which represents a full register compatibility with YAMAHA YM3812 (OPL2).

YAMAHA CORPORATION



100 pin SQFP Top View

-2-



100 pin QFP Top View

YMF701

NEW PRODUCT NEWS

YAMAHA

PIN DESCRIPTION

i	No			1/0	1	
	No. 100QFP 100\$QFP			1/0	PIN Nar	me Function
	1			TA		
	2	99			SBSHR	
ł	3			IA TA	GPO	
ł	4	13	+	IA	GP1	Joystick Port Interface - Data 1
ł	5	2		-	<u>N.C.</u>	
ł	6	3		IA IA	GP2	Joystick Port Interface - Data 2
f	7	4			GP3.	
F	8	5	+	•	AVSS	
T	9	6		•	AVDD	
F	10	7		- I+	DVSS	
	11	8		-	GP4	Joystick Port Interface - Data 4
F	12	9		<u>I+</u>	GP5,	Dur y
F	13	10		<u>I+</u> T.	GP6	Joystick Port Interface - Data 6
F	14	11		<u>I+</u>	GP7	Joystick Port Interface - Data 7
F	15	12		- I	DVDD	Digital Supply Voltage (5V or 3.3V)
	16	14		I	SBHE	ISA BUS Interface - High Byte Enable
	17	15		I I	AEN	ISA BUS Interface - Address Enable
	18	16		I	<u>A11</u>	ISA BUS Interface - Address 11
F	19	17			<u>A10</u>	ISA BUS Interface - Address 10
	20	18			<u>A9</u>	ISA BUS Interface - Address 9
	21	19			<u>A8</u>	ISA BUS Interface -Address 8
	22	20			<u>A7</u>	ISA BUS Interface - Address 7
	23	21	7			Digital Supply Voltage (5V or 3.3V)
	24	22	T		IRQ5	ISA BUS Interface - Interrupt 5
	25	23			IRQ7	ISA BUS Interface - Interrupt 7
	26	24	T		IRQ9	ISA BUS Interface - Interrupt 9
	27	25	<u> </u>	+	IRQ10	ISA BUS Interface - Interrupt 10
	28	26	Τ		DVSS	Digital Ground
	29	27	Τ	_	IRQ11	ISA BUS Interface - Interrupt 11
	30	28	$\frac{1}{1}$	+	DRQO	ISA BUS Interface - DMA Request 0
	31	29	T	-†-	/DACK0	ISA BUS Interface - DMA Acknowledge 0
	52	30	1	+	DRQI	ISA BUS Interface - DMA Request 1
	3	31	T	+-		ISA BUS Interface - DMA Acknowledge 1
	4	32	<u>.</u> 1	+-		ISA BUS Interface - DMA Request 3
	5	33	<u>-</u> -	+	/DACK3	ISA BUS Interface - DMA Acknowledge 3
	6	34	<u></u>	+	DVDD	Digital Supply Voltage (SV or 3.3V)
3		35				Initial Clear Input
3		36	 [+-	CARL CARL CONTRACTOR	ISA BUS Interface - Write Enable
39		37	1	+-		ISA BUS Interface - Read Enable
40		38	<u>-i</u>	+-		ISA BUS Interface - Address 6
			<u> </u>	1	A5 []	ISA BUS Interface - Address 5

\$

-4-

NEW PRODUCT NEWS

YAMAHA

.

•

Ī	No.			10	PIN Nam	
Ī	100QFP 100SQFP		OFP			Function
Ī	41 39			I	A4	ISA BUS Interface - Address 4
	42	40		I	A3	ISA BUS Interface - Address 3
E	43	41		0	/DBEN	External Data BUS Buffer Enable
L	44	42		•	DVDD	Digital Supply Voltage (5V or 3.3V)
L	45	43		vo	DO	ISA BUS Interface - Data 0
L	45	44		0	D1	ISA BUS Interface - Data 1
	47	45	1	/0	D2	ISA BUS Interface - Data 2
	48	46	1	/0	D3	ISA BUS Interface - Data 3
	_49	47		-	DVSS	Digital Ground
L	50	48	1	0	D4	ISA BUS Interface - Data 4
Ļ	_51_	49	1	0	D5	ISA BUS Interface - Data 5
	52	50	l	0	D6	ISA BUS Interface - Data 6
	53	51	V	0	D7	ISA BUS Interface - Data 7
	54	60		·	N.C.	No Connection
	55	52		·	DVDD	Digital Supply Voltage (5V or 3.3V)
	56	53			<u></u>	Crystal Oscillator Input or Master Clock Input 0 (24.576MHz)
	57	54			X00	Crystal Oscillator Output 0 (24.576MHz) or N.C.
	58	55	11		X11	Crystal Oscillator or Master Clock Input 1 (33.8688MHz)
	59	56			X01	Crystal Oscillator Output 1 (33.8688MHz) or N.C.
	60	57			DVDD	Digital Supply Voltage (5V or 3.3V)
\vdash	61	58	0	•	TX	MIDI Serial Output
	62	59	14	<u> </u>	RX	MIDI Serial Input
	63	61	1 1		· A2	ISA BUS Interface - Address 2
	64	62	1		<u>A1</u>	ISA BUS Interface - Address 1
	65	63	1		<u>A0</u>	ISA BUS Interface - Address 0
	66	64	10		CLKO	Clock Out (33.8688MHz)
	67	65	<u> I+</u>		/TEST2	TEST 2 (Connect to Digital Supply Voltage)
	<u>68</u>	66	<u>I+</u>		/TEST3	TEST 3 (Connect to Digital Supply Voltage)
	59	67	<u>I+</u>		/TEST4	TEST 4 (Connect to Digital Supply Voltage)
	70	68	0	1	/TESTS	TEST 5 (No Connection)
	<u>n</u>	69	1+	4	TESTO	TEST I (No Connection)
	2	70	1+	+		TEST 1 (No Connection)
	3	71	0	+-		External Control
	4	72	0	+	XCTLI	External Control
7		73	<u>l+</u>	+-	TEST6 ·	TEST 6 (Connect to Digital Supply Voltage)
7		74	<u> </u>	╇	DVSS	Digital Ground
7		75	<u>[A]</u>	+	DFLTR	Right Channel Anti-alias Filter Input
- 71		76	[4		UPETL I	eft Channel Anti-alias Filter Input
79 80		<u>77</u> .	<u>OA</u>	1	VOCOL C	CODEC Left Channel Output - Capacitor for DC Cut
	<u> </u>	78	<u>OA</u>		VOCOR	ODEC Right Channel Output - Capacitor for DC Cut

YMF701

•

-5-

YMF701

YAMAHA

E	No.		VO	PIN Name	
	100QFF	100SQF			Function
L	81	79	IA	VOCIR	CODEC Right Channel Input - Capacitor for DC Cut
Ļ	82	80	_IA	VOCIL	CODEC Left Channel Input - Capacitor for DC Cut
L	83	81	OA	OUTR	Analog Output - Right
Ļ	84	82	OA	OUTL	Analog Output - Left
	85	83	_IA	AUXR	Analog Input - Right AUXILIARY
L	86	84	А	AUXL	Analog Input - Left AUXILIARY
	87	85	<u>IA</u>	LINER	Analog Input - Right LINE
	88	86		LINEL	Analog Input - Left LINE
	89	87	•	AVDD	Analog Supply Voltage (5V)
	90	88	• ·	AVSS	Analog Ground
	91	89	IA	VREFI	Voltage Reference Internal
	92	90	OA		Voltage Reference Output
	<u>93 </u>	91	A		Analog Input - MIC
<u> </u>	94	92	<u> </u>		No Connection
	95	_93	-	1	No Connection
	<u> </u>	94	IA	· · ·	OPL3 DAC Left Channel S/H Capacitor
	7	95	IA	SYNSHR	OPL3 DAC Right Channel S/H Capacitor
	8	96	IA	SBFLTR	BB DAC Capacitor for Left Channel Low Pass Filter
9		97	IA	SBFLTL S	B DAC Capacitor for Right Channel Low Pass Filter
1(00	98	IA	SBSHL S	B DAC Left Channel S/H Capacitor

Note: I: Input pin

IA : Analog input pin

I+ : Input pin with pull up resistor

O: Output pin

OA : Analog output pin


O+: Output pin with pull up resistor

VO: Bi-direct

T : Tri-state

NEW PRODUCT NEWS

BLOCK DIAGRAM



-7- .