

捷多邦·考显PCB升程子科, 24所附加思出资 下-SZ-38

WD7625LP Address, Data,

Hard Disk Buffers and Power

Management Device

WESTERN DIGITAL

T-52-38

Copyright © 1992 Western Digital Corporation All Rights Reserved

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at any time without notice.

Western Digital, AutoSwitch, and Paradise are registered trademarks and CacheFlow, Caviar, FIT Lab, Hyperseek, Interarchitecture, PinScan, Piranha, SAM, Tidbit, and TrueShade are trademarks of Western Digital Corporation.

Other marks may be mentioned herein that belong to other companies.

Western Digital Corporation

Western Digital Plaza, 8105 Irvine Center Drive, Irvine, CA 92718

For Service and Literature, call:

(714) 932-4900

ı	F	T 2	F	R	N	DТ	61	T	ΔI	CORP

54E D 9718228 0015738 5T7 WWDC TABLE OF CONTENTS T-52-30

0		1-52-38	_
Section	Title		Page
1.0	INTRODUCTION		. 1
	1.1 Document Scope		. 1
	1.2 Address Buffer Features		. 1
	1.3 Data Buffer Features		. 1
	1.4 General Description		. 1
2.0	ARCHITECTURE: ADDRESS BUFFER FUNCTION		. 3
	2.1 AT Address Block		
	2.2 Power Management Input Multiplexer (PMCIN)		. з
	2.3 Power Management Control Register PMCR(0:15)		
	2.4 Suspend Resume Logic	. 	. 6
	2.5 WE Signal Buffering	. .	. 6
	2.6 Watchdog Timer	. 	. 6
	2.7 Chip Select Decoding for WD7625LP Data Buffer Function F	Registers	. 6
	2.8 Power On Reset Generation From RSTSW Switch	. .	. 6
	2.9 Diagnostic Mode	. 	. 6
3.0	ARCHITECTURE: DATA BUFFER FUNCTION		. 7
	3.1 AT Data Bus	. 	. 7
	3.2 DRQ Multiplexing and DACK Demultiplexing		
	3.3 SMEMR, SMEMW Signal Generation	. .	. 7
	3.4 IDE Data Bus Buffer Interface		. 7
	3.5 General Purpose Registers	. 	. 7
	3.6 Mode Control Register	. 	. 9
	3.6.1 Input Control Signal	. .	. 9
4.0	STRAPPING OPTION INPUTS	. .	. 11
5.0	SIGNAL DESCRIPTION		. 12
	5.1 Address Buffer Function, Mixed Mode Application		
	5.2 Address Buffer Function Signal Definition		
	5.3 Data Buffer Function, Mixed Mode Application		
	5.4 Data Buffer Function Signal Definition		
6.0	POWER SUPPLY MODES		. 22
	6.1 Input Threshold Adjustment for Different Power Modes		
	6.2 Power Supply Consideration and System Power-Down Mod		



WD7625LF				T-5	52-38
ESTERN DIGI Section	TAL CORP 54E Title	D = 9718228 C	1015739	433	■ WDC Page
7.0	DC ELECTRICAL SPECIFICATIO 7.1 Output Valid Times and Volta 7.2 Input Valid Times and Volta 7.3 Output Valid Times and Volta 7.4 Input Valid Voltage Levels a 7.5 5.0 Volt Characteristics 7.6 3.3 Volt Characteristics	tage Levels: Address Buffe ge Levels: Address Buffer tage Levels: Data Buffer Fi and Setup Times: Data Buf	er Function Function . unction . fer Function		23 24 25 26
8.0	PACKAGE DIMENSIONS				29
A. 0	TEST METHODS A.1 Tristating the Outputs .				30
B.0	WD7625 PIN ORDER CROSS-RE	FERENCE			31
C.0	INPUT THRESHOLD ADJUSTME	NT			36
D.0	I/O REQUIREMENTS D.1 Address Buffer Mode D.2 Data Buffer Mode				37
E.0	SUSPEND/RESUME LOGIC SCH	EMATICS			42
F.0	REVISION HISTORY				45

45

45

F.0

F.1

Initial Release x/x/92

IJ	Ε	T Z	ERN	DIGI	TAI	CORP
----	---	-----	-----	------	-----	------

54E D 🛮	9718228	0015740	155	■ WDC
---------	---------	---------	-----	-------

LIST OF ILLUSTRATIONS

T	-5	2	-3	8

Figure	Page	
2-1	WD7625LP Address Buffer Block Diagram	
3-1	WD7625LP Data Buffer Block Diagram	
5-1	WD7625LP 144-Pin Diagram	
5-2	WD7625LP 144-Pin Diagram	
8-1	WD7625LP Package Diagram	

LIST OF TABLES

Table	Title Page	e
2-1	Power Management Output Control Register PMCR(7:0)	4
2-2	Power Management Output Control Register PMCR(15:8)	4
2-3	Power Management Control (Combined)	4
3-1		9
3-2		9
5-1	WD7625LP Pin Assignments (Address Buffer)	2
5-2	Address Buffer Signal Description	3
5-3	WD7625LP Pin Assignments (Data Buffer)	8
5-4	Data Buffer Signal Description	9
B-1	WD7625LP Pin Order Cross-Reference	1
C-1	Input Threshold Adjustment	6
D-1	I/O Requirements Address Buffer Mode	7
D-2	I/O Requirements Data Buffer Mode	-



T-52-38

WESTERN DIGITAL CORP

1.0 INTRODUCTION

1.1 DOCUMENT SCOPE

This document describes the two separate functions: Address Buffer and Data Buffer available in the WD7625LP chip. A strapping input pin selects the Data Buffer Function when strapped low, otherwise it selects the Address Buffer Function.

1.2 ADDRESS BUFFER FEATURES

- Allows WD76C10A, WD7855, WD7710, and WD7910 based designs with WD7620/30 for laptop or notebook systems
- Will work in three different power supply modes:
 - 3.3V only
 - 5V only
 - Mix mode 3.3V and 5V
- Direct connect to AT Address Bus SA1:19 and LA17:23 with 24 mA drive
- Power Management Control (PMC) input MUX
- General purpose suspend/resume and power supply control logic
- Fifteen-bit Power Management Control (PMC) output register and control logic
- Low power request and resume signal delay simplify the design of the power supply
- Watchdog timer for system idle detection
- DRAM WE signal from WD7xC10 inversion and buffering
- RESIN output generation from reset switch (RSTSW)
- System Reset generation
- Chip select decoding for registers in the WD7625LP Data Buffer Function
- 144-pin SQFP package

1.3 DATA BUFFER FEATURES

- Allows WD76C10A, WD8110, WD7855, WD7710, and WD7910 based designs with WD7620/30 for laptop or notebook systems
- Will work in three different power supply modes:

9718228 0015741 091 **11** WDC

- 3.3V only
- 5V only

54E D

- Mix mode 3.3V and 5V
- Direct connection to AT data bus; 20K integrated pull-up for SD(0:7)
- · Direct connection to IDE data bus
- Two general purpose 8-bit I/O registers:
 - Register A
 - Register B
- One general purpose 8-bit I/O Register C, with single bit set/reset control
- One general purpose 1-bit I/O Register Y0
- One 4-bit general purpose input only Register Z
- DRQ multiplexing plus 20K integrated pull-down
- DACK demultiplexing
- SMEMR, SMEMW signals plus 22K internal pull-up
- 144-pin SQFP package

1.4 GENERAL DESCRIPTION

The WD7625LP is a combination design which includes two separate functions: Address Buffer and Data Buffer in one chip. A strapping input pin selects the Data Buffer Function if it is strapped low; otherwise, it selects the Address Buffer Function. For designs that use both the data buffer and the address buffer functions, two WD7625LP devices are needed in the system.

In the Address Buffer Function, the WD7625LP is an address buffer and power management chip.

In the Data Buffer Function, the WD7625LP is a data buffer, IDE buffer and I/O register device for the WD7x00 16-bit chip sets.

WESTERN DIGITAL CORP

54E D

When the WD7625LP functions in Address Buffer mode, it replaces 21 "glue"-logic devices in laptop designs with the WD76C20 and WD76C30.

CHIPS REPLACED	QUANTITY
74ACT573	4
74ACT244	3
74ACT151	1
74HC273	2
74ACT04	1
74HC74	2
74ACT04	1
74HC08	1
74ACT32	1
74ACT125	1
74HC04	1
74ACT14	1
74HC02	1
74HC4020	1
TOTAL	21 ICS

INTRODUCTION

9718228 0015742 T28 WDC
When the WD7625LP functions in the Data Buffer mode, it it replaces 26 "glue"-logic devices in similar laptop designs.

CHIPS REPLACED	QUANTITY
74ACT245	9
74ACT373	5
74ACT244	4
74HC151	1
74ACT138	3
74ACT125	1
74ACT273	3
TOTAL	26 ICS

54E D

9718228 0015743 964 WDC

2.0 ARCHITECTURE: ADDRESS BUFFER FUNCTION

The following section describes the functions of the various internal blocks in the Address Buffer mode of the WD7625LP as a 144-pin device supporting 16-bit processors.

2.2 **POWER MANAGEMENT INPUT MULTIPLEXER (PMCIN)**

T-52-38

This logic multiplexes the PMCIN signals with the help of MXCTL0:2 according to the following table.

1

PMC(7)

2.1 AT ADDRESS BLOCK		MXCTL2	2:0	SIGNAL
This block takes in A1:A23 from the processor	0	0	0	TURBO
and latches it internally with ALE and READY sig- nals. MASTER, when high, drives the address on	0	0	1	PROCPGD
to SA1:SA19 and LA17:23. The buffers on the	0	1	0	LCL_REQ
lines can drive 24 mA for compatibility with the AT address bus. When MASTER is low, the address		1	1	RESUME
from the AT bus is driven to A1:A23.	1	0	0	PMC(4)
	1	0	1	SUSPREQ
	1	1	0	PMC(6)

1

1

T

WESTERN DIGITAL CORP

54E D

2.3 POWER MANAGEMENT CONTROL REGISTER PMCR(0:15)

This is a 16-bit general purpose write only register for power management control. The PCUW0 control signal writes PMCR(0:7) and PCUW1 writes

ARCHITECTURE: ADDRESS BUFFER FUNCTION

9718228 0015744 8T0 10 0 C
PMCR(8:15) bits. All bits (except Bit 0) of the
PMCR are available on pins of the WD7625LP. A
typical bit assignment for the PMCR register is
shown in the tables below.

T-52-38

7	6	5	4	3	2	1	0
FULLPON	PMCR6	PROCPDN	PMCR4	PMCR3	BLEN	LCDEN	Not Used
				LCLACK			

TABLE 2-1. POWER MGMENT OUTPUT CONTROL REGISTER PMCR(7:0)

15	14	13	12	11	10	9	8
PMCR15	PMCR14	PMCR13	IDEON	PMCR11	PMCR10	PMCR9	PMCR8
			PMCR12				

TABLE 2-2.POWER MGMENT OUTPUT CONTROL REGISTER PMCR(15:8)

PMC PIN	WD7X10 SIGNAL	S/W CTRL	WD7625 SIGNAL	INITIAL STATE
0	CPU Clk Driver Enable	N	N/A*	N/A
1	LCD Enable	opt./timer	LCDEN	L
2	Backlight Enable	opt./timer	BLEN	H**
3	LCL_ACK	N ₁	LCL_ACK	L
4	LCL_ATN	N	PMCR4	L
5	Processor Power Down	N	PROCPDN	L
6	Gate A20	N	PMCR6	L
7	Full Power Down	N	FULLPDN	L
8	User Defined	Υ	PMCR8	L
9	User Defined	Υ	VGADN	H**
10	User Defined	Υ	PMCR10	L
11	User Defined	Υ	PMCR11	L
12	User Defined	Υ	IDEON	L
13	User Defined Y		PMCR13	L
14	User Defined Y		PMCR14	L
15	User Defined	Υ	PMCR15	L

TABLE 2-3. POWER MANAGEMENT CONTROL (COMBINED)

^{*} The 7x10 supports a hardware strap option in place of DRQ4 on the DRQ input multiplexer. This selects whether the CPUCLK pin on the 7x10 is an input or output. If configured as an input, PCMR0(CPU Clock Driver Enable) can be used to change the output mode. PMCR0 tristates the external clock oscillator. In practice, however, no design ever configured CPUCLK as an input. Therefore support for this option was dropped in the WD7625LP so that the PMCR0 pin could be used for other purposes. Thus, PMCR0 is not brought out to a pin in this device.

^{**} Note that these outputs have opposite initial polarity from the previous discrete implementation.




FIGURE 2-1. WD7625LP ADDRESS BUFFER BLOCK DIAGRAM

WESTERN DIGITAL CORP

54E D

2.4 SUSPEND/RESUME LOGIC

The suspend/resume logic supports two modes of the circuit. The two modes differ in the way the Suspend/Resume switch is used. One mode allows the switch to be used as a momentary switch to generate Suspend and Resume requests. The other mode allows a two position single-pole, double-throw switch to be used to indicate a lid open or closed condition. The circuits provide all signals necessary for automatically generating suspend/resume requests depending upon signals from the battery and also generate Low Power Request signals to put the power supply in low power mode. See the block diagrams of both modes. The Strap input option generates the signal SRMODESEL which selects one of the two modes.

For a power supply which does not provide a LOWPWR output pin, this input pin to the WD7625LP needs to be tied to ground.

2.5 WE SIGNAL BUFFERING

The WD7625LP takes in an active high WE signal from the WD7610A and drives four active low write enable signals for the DRAM banks. WE0, WE1, WE2 and WE3 are designed to drive high capacitance loads of 150 pf. Each can handle two banks of DRAMs.

2.6 WATCHDOG TIMER

The watchdog timer is used to detect system inactivity. It is clocked with a refresh signal and generates a 120 millisecond elapsed signal which can be connected to an unused PMCIN mux input. During suspend, this watchdog timer is halted.

The watchdog timer signal is only need with the WD76C10A and similar devices. The WD7855 and new devices do not require a watchdog timer.

ARCHITECTURE: ADDRESS BUFFER FUNCTION

9718228 0015746 673 WDC

2.7 CHIP SELECT DECODING FOR WD7625LP DATA BUFFER FUNCTION REGISTERS

The chip select decoding generates a chip select base I/O address for the general purpose registers in the WETS25LP Data Buffer Function. The CSBASE (15E3H to 15EFH) is further decoded inside the WD7625LP Data Buffer Function along with SA0, SA1, SA2. The CSPORTZ is another fixed chip select (03F3H) for the register in the WD7625LP Data Buffer Function. FIXCS is decoded for the address range of 1630H to 163FH.

2.8 POWER ON RESET GENERATION FROM RSTSW SWITCH

The RSTSW signal has a Schmitt trigger input on the Reset Switch and generates all the active low and active high resets needed in the system.

2.9 DIAGNOSTIC MODE

If PMCR[15:8] is set to AA, 55, and AA in coincidence with three reads or writes at address 9872H, the WD7625LP Address Buffer Function is set to diagnostic mode. In this mode eight internal signals can be read at output pin PMCIN as shown in the following table.

	MXCTL	SIGNAL	
0	0	0	RSMCLK
0	0	1	SUSPCLK
0	1	0	RSUSPRQ
0	1	1	RSMREQ
1	0	0	SUSPCLR
1	0	1	RSMCLR
1	1	0	SCAN
1	1	1	ILOWPREQ

See the appendix for further testing information.

Note: the diggnostic mode is for in-house testing only.

54E D = 9718228 0015747 50T = WDC

ARCHITECTURE: DATA BUFFER FUNCTION 3.0

The following section describes the functions of the various internal blocks in the Data Buffer Function of the WD7625LP as a 144-pin device supporting 16-bit processors.

3.1 **AT DATA BUS**

This block takes in D0:15 from the processor and connects it to the SD0:15 AT data bus, the IDE data bus, and the other general purpose registers internally. The buffers on the SD0:15 lines can drive 24 mA for compatibility with an AT address bus. The low order byte SD0:7 has an internal pull-up.

DRQ MULTIPLEXING AND DACK 3.2 **DEMULTIPLEXING**

The WD7625LP Data Buffer Function multiplexes the DRQ signals onto DRQIN with MXCTL0:2 signals. Together with the DACKEN signal, the MXCTL0:2 signals are demultiplexed onto the DACK0:3 DACK5:7 signals. The following tables show the multiplexer assignments.

	MXCTL	2:0	DRQIN SIGNAL		
0	0	0	DRQ0		
0	0	1	DRQ1		
0	1	0	DRQ2		
0	1	1	DRQ3		
1	0	0	Logic Low		
1	0	1	DRQ5		
1	1	0	DRQ6		
1	1	1	DRQ7		

	MXCTL	2:0	DACK SIGNAL
0	0	0	DACKO
0	0	1	DACK1
0	1	0	DACK2
0	1	1	DACK3
1	0	0	NA
1	0	1	DACK5
1	1	0	DACK6
1	1	1	DACK7

SMEMR, SMEMW SIGNAL 3.3 GENERATION

This logic takes in LOWMEG, MEMR, and MEMW signals. Whenever LOWMEG is low. either SMEMR or SMEMW is driven low depending upon the MEMR or the MEMW signals. The SMEMR and SMEMW signals support a 24 mA drive and can be directly connected to an AT bus.

IDE DATA BUS BUFFER INTERFACE 3.4

The IDE data buffer connects the CPU data bus to the IDE data bus and is controlled by the IDEDENL and IDEDENH signals. IDE Bit 7 is muxing with the Disk Change signal of the floppy controller inside the WD7621 and is accessible through bit SD7.

GENERAL PURPOSE REGISTERS 3.5

There are four general purpose registers in the WD7625LP Data Buffer Function. Three of them, Register A, Register B, and Register C are 8-bit I/O registers. Register C also has an individual Set/Reset control. Register Y is a 1-bit I/O register.

Register Z is a 4-bit input only register.

There is a mode control register which selects different modes for A and B ports. The mode control register is described in the next section.




FIGURE 3-1. WD7625LP DATA BUFFER FUNCTION BLOCK DIAGRAM

dE:	STERN DIGITAL CORP	54E D			382 W W) C
	REGISTER	CSBASE	SA2	SA1	SA0	
	Mode Control Write Only (15EC)	0	1	0	0	
	Bit Set/Reset Control-Register C (15ED)	0	1	0	1	
	Reserved	0	1	1	0	
	Reserved	О	1	1	1	
	Register Y Read/Write (15E9)	0	0	0	1	
	Register A Read / Write (15EA)	0	0	1	0	1
	Register B Read / Write (15EB)	0	0	1	1	il.
	Register C Read / Write (15E8)	0	0	0	0	1

TABLE 3-1. GENERAL PURPOSE REGISTERS

Port Z address is fixed at 03F3H.

3.6 MODE CONTROL REGISTER

MOD1	MOD0	L1H3	T1	DIR Y	DIRC	DIR B	DIRA

Bit T1 is the test bit used for fault coverage testing only. Always set this bit to zero when writing this register.

MODE 0: Simple Input/Output mode. All registers A, B, C, and Y are in normal read/write mode and the port pins can be programmed as input or output pins with DIR Y, DIR C, DIR B, and DIR A control bits in the control register. The outputs on the ports are latched and driven onto the pins continuously. The inputs are not latched and directly come from the input pins of the port.

MODE 1: In this mode, Port A (address 15EA) can be programmed as a strobed input or output mode. This configuration provides a means of transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In this mode Port A uses four lines from Port C PC(0:3) for handshaking.

L1H3: This bit serves the same function as the primary input pin 141 FSAD in the Address Buffer mode. It is used to control the buffer strength of the SD output buffers. On power up reset, this bit is cleared to logic 0, which reduces the SD output buffers to approximately 3/5ths of their maximum strength. By setting this bit to logic 1, the full buffer strength will be achieved. This method of buffer strength setting is very useful in controlling ground bounce and signals overshooting in minimum loaded laptop systems.

3.6.1 Input Control Signal

STB: Strobe Input: A low on this input loads data into an input latch. STBA (Port C, Bit 0) and STBB (Port C, Bit 4) are bits defined for Port A and Port B.

IBF: Input buffer full: A high on this output indicates that the data has been loaded into the input latch. IBF is set when the STB input is low and is reset by the rising edge of the IOR signal on the same port. IBFA (Port C, Bit 1) and IBFB (Port C, Bit 5).

MOD 1	MOD 0	MOD#	CONDITION
0	0	Mode 0	Normal Mode
0	1	Mode 1 Strobed Input or Output Port A	
1	0	Mode 2 Strobed Input or Output Port B	
1	1	Mode 3	Both Port A and Port B are Strobed I or O

TABLE 3-2. MODE CONTROL REGISTER MODE 1 AND MODE 0

ARCHITECTURE: DATA BUFFER FUNCTION

WESTERN DIGITAL CORP

54E D

OBF: Output buffer full: The OBF output goes low to indicate that the CPU has written data to the port. The OBF flip-flop is set low by the IOW signal to the port and is set high when the ACK input is low. OBFA (Port C, Bit 2) and OBFB (Port C, Bit 6).

ACK: Acknowledge input: A low on this input means that data from the port has been accepted by the device. ACKA (Port C, Bit 3) and ACKB (Port C, Bit 7).

During Mode 1: The Port C bits are as defined above and the DIR C bit in the control word is applicable to the upper nibble only. A read on Port C reflects the following

Fi			1	AGUA	ODEA	IDEA	STBA
	1/0	VO	100	ACKA	OBFA	IRLA	SIBA

MODE 2: In this mode, Port B (address 15EB) can be programmed as a strobed input or output mode. This configuration provides a means of transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In this mode Port B uses four lines from Port C PC(4:7) for handshaking.

During Mode 2: The Port C bits are as defined above and the DIR C bit in the control word affects only the lower nibble. A read on Port C reflects the following

ACKB	OBFB	IBFB	STBB	1/0	1/0	1/0	1/0	l

MODE 3: Both Port A and Port B are programmed for strobed I/O mode and all bits in Port C are used for control signals for both ports as defined in Mode 1 and Mode 2.

FA STBA	IBFA STB	IBFA	OBFA	ACKA	STBB	IBFB	OBFB	ACKB
		ĺ	1 1			l	l	l .
	"			,,,,,,	0.55		00.0	1,0,0

Port Y (address 15E9) always operates in Mode 0 regardless of bits MOD0 and MOD1 in the Mode Control Register. The system will read in Port Y0 through data bits D0. A "0" at DIR Y indicates that Port Y is in input mode.

9718228 0015750 0T4 WDC
The following table shows the direction control bits in mode control.

T-52-38

С	В	Α	PORT C	PORT B	PORT A
0	0	0	Input	Input	Input
0	0	1	Input	Input	Output
0	1	0	Input	Output	Input
0	1	1	Input	Output	Output
1	0	0	Output	Input	Input
1	0	1	Output	Input	Output
1	1	0	Output	Output	Input
1	1	1	Output	Output	Output

BIT SET/RESET CONTROL FOR PORT C: There are two ways of programming Port C's bits. One is normal read/write where all eight bits of Port C are written by writing to the port Base address.

The Port C bits can also be written one bit at a time by writing to the port Base + 5 address. The following is the data format for port Base + 5 address:

X	X	X	X	Data B*	BA2	BA1	BAO
*DATA	Bist	he dat	a bein	g written to a	bit as	addre	ssed
by BA	2:0.						

If DATA B = 1, the bit is set. If DATA B = 0 the bit is reset

During Mode 0, all bits 0:7 of Port C can be used for the Bit Set/Reset Function. During Mode 1 or Mode 2, only those bits which are not used for control signals are available for this function.

54E D = 9718228 0015751 T30 = WDC

T-52-38

4.0 STRAPPING OPTION INPUTS

The WD7625LP operates in two different functions and with up to three voltage supply modes. Therefore it is necessary to select the function in which the chip operates and to provide information to the input/output buffers for the appropriate threshold adjustments required because of the different VDD values.

The WD7625LP has six strapping options. Three of the options are mode specific:

- Two of the options are for the Address Buffer Function mode only. These two options select:
 - the Suspend/Resume mode required
 - the buffer strength of the SA and LA buses
- Another option is for the Data Buffer Function mode only. This option adjusts the threshold of the hard disk I/O buffers along with the voltage supplied to the IDE.

- The other three options are:1
 - Function Address/Data Buffer mode select
 - 3.3V only mode
 - 5 V only mode

All strapping inputs except the buffer strength select are monitored during power-up reset, and are latched when reset goes away. The strapping input for the buffer strength select is dynamic. If any strapping pin is left unconnected, the input will evaluate high due to an internal pull-up device. The internal pull-up is only active during Reset except for the buffer strength strap.

The table below illustrates all the allowed settings for the strapping signals.

The 3.3 V only mode is not allowed with a 5 V hard disk supply.

To select logic low (0), a 5K to 15K external pull-down resistor is required for each strapping input.

SIGNAL PINS	LOGIC STATE LOW (0)	LOGIC STATE HIGH (1)
Pin 67 (CSBASE)	All VDDs are 3.3V	Mixed mode supply, if pin 66 is high
Pin 66 (CSPORTZ)	All VDDs are 5V	Mixed mode supply, if pin 67 is high
Pin 63 (SA2LV/IORLV)	Select Data Buffer Function	Select Address Buffer Function
Pin 70 (SD2LV) (Data Buffer mode only)	VDDHD is 3.3V	VDDHD is 5V
Pin 141 (FSAD) (Address Buffer mode only)	Select full strength of SA and LA buffers	Select 3/5 strength of SA and LA buffers
Pin 113 (MS120) (Address Buffer mode only)	Use momentary switch type for suspend - resume	Use lid switch type for suspend - resume

¹ Driving the 3.3 V only and 5 V only straps both low is an illegal combination. The WD7625LP assumes a mixed voltage scenario when both of these straps are allow to float to high.

5.0 SIGNAL DESCRIPTION

ADDRESS BUFFER FUNCTION, MIXED 5.1 **MODE APPLICATION**

In 5V or 3.3V only applications all VDD5 and VDD3 signals are tied to the same power supply plane. In mixed mode applications two different kinds of power supply pins, VDD3 and VDD5 are used. The normal signal pins stay unaffected.




FIGURE 5-1. 144-PIN DIAGRAM

Signals - 122 VDDs - 2 VDD2 - 7 GND

		Signals = 122 VDD5 =	3 VDD3 = 7 GND = 12
PIN-NAME	PIN-NAME	PIN-NAME	PIN-NAME
1-PMCR8	37-SA11	73-XRSMRQ1	109-A21
2-PMCR10	38-SA12	74-XRSMRQ2	110-A22
3-PMCR11	39-SA13	75-XRSMRQ3	111-A23
4-PMCR14	40-SA14	76-RSTSW	112-BHE
5-ALE	41-SA15	77-READY	113-MS120
6-WE	42-SA16	78-VSS	114-SUSPBLK
7-VSS	43-VSS	79-SUSPSW	115-RSMBLK
8-LCDEN	44-SA17	80-RSMSW	116-MINISUS
9-BLEN	45-SA18	81-MXCTL0	117-P5VPGD
10-LCL_ACK	46-SA19	82-MXCTL1	118-VDD5
11-VDD3	47-VDD5	83-MXCTL2	119-RAD0
12-PMCR9	48-SBHE	84-VDD3	120-VDD3
13-IDEON/PMCR12	49-VSS	85-DACKEN	121-RAD1
14-RSTIDE	50-RESET	86-RESIN	122-RAD2
15-VDD3	51-LA17	87-VSS	123-RAD3
16-WE0	52-LA18	88-A1	124-RAD4
17-WE1	53-LA19	89-A2	125-RAD5
18-WE2	54-LA21	90-A3	126-RAD6
19- WE3	55-LA22	91- A 4	127-RAD7
20-PMCR13	56-LA23	92-A5	128-PCUW0
21-PMCR15	57-VSS	93-A6	129-PCUW1
22-PROCPDN	58-SA0	94-A7	130-TURBO
23-RESIN	59-MASTER	95-A8	131-VSS
24-VSS	60-AEN	96-A9	132-PROCPGD
25-SA1	61-REFRESH	97-VDD3	133-LCL_REQ
26-SA2	62-VSS	98-A10	134-PMCIN4
27-SA3	63- <u>SA2LV</u>	99-A11	135-PMCIN6
28-SA4	64-LOWPREQ	100-A12	136-PMCIN7
29-SA5	65-PMCINMX	101-A13	137-LOWPWR
30-VSS	66-CSPORTZ	102-A14	138-RESUME
31-SA6	67-CSBASE	103-A15	139-FIXCS
32-VDD5	68-VDD3	104-A16	140- <u>VSS</u>
33-SA7	69-BATPWR	105-VSS	141-FSAD
34-SA8	70-BATLO2	106-A17	142-VDD3
35-SA9	71-FULLPDN	107-A18	143-PMCR4
36-SA10	72-XSUSRQ	108-A19	144-PMCR6

TABLE 5-1. WD7625LP PIN ASSIGNMENTS (ADDRESS BUFFER)

SIGNAL DESCRIPTION WD7625LP

WESTERN DIGITAL CORP

5.2 ADDRESS BUFFER FUNCTION
SIGNAL DEFINITION

54E D 9718228 0015753 803 11 WDC

PIN	MNEMONIC	1/0	DESCRIPTION
32, 47, 118	VDD5		5V power inputs.
68, 84, 120, 142, 11, 15	VDD3		3.3V power inputs.
24, 30, 43, 49, 57, 62, 78, 87, 105, 131, 140, 7	vss		Ground pins.
85	DACKEN	ļ	DACK Enable DACK enable input.
130	TURBO	l	TURBO TURBO switch input. Connected to the PMCIN multiplexer Bit 0.
132	PROCPGD	1	Processor Power Good Processor Power Good signal indicating that power has been applied to the CPU and it has reached acceptable levels. Connected to the PMCIN multiplexer Bit 1.
133	LCL_REQ	I	Local Access Request Local Access Request from Keyboard controller. Connected to PMCIN mux Bit 2.
134 135 136	PMCIN4 PMCIN6 PMCIN7	I	Power Management Control Inputs 4, 6, and 7 General Purpose input for the PMCIN multiplexer connected to bits 4, 6, and 7.
113	MS120	1/0	120 Millisecond Watchdog Timer Strobe Output for the watchdog timer MS120 signal. At power-up, this pin is an input whose state determines whether a lid switch type or a momentary switch type will activate the internal suspend/resume circuitry. See Strapping Options Inputs section for details.
65	PMCINMX	0	Power Management Control Input Multiplexed This is the output of the PMCIN signals multiplexed with MXCTL0:2. Goes directly to the PMCIN pin of the WD7610.
67	CSBASE	I/O	Chip Select Base The active low Base Chip Select for the general purpose R/W registers of the WD7625LP Data Buffer Function. At Reset, this pin is an input whose state determines whether the chip will operate in a 3.3V system or mixed mode. See Strapping Options Inputs section for details.

TABLE 5-2. ADDRESS BUFFER SIGNAL DESCRIPTION

54E	D		9718228	0015754	74T	■ WDC
-----	---	--	---------	---------	-----	-------

PIN	MNEMONIC	l vo l	DESCRIPTION T-52-38
66	CSPORTZ	0	Chip Select Port Z Active chip selects for read only Port Z in the WD7625LP Data Buffer Function. At power on reset, this pin is an input whose state determines whether the chip will operate in a 5V system or mixed mode. See Strapping Options Inputs section for details
8 9 10 143 22 144	LCDEN BLEN LCL_ACK/ PMCR3 PMCR4 PROCPDN PMCR6 FULLPDN	0	Power Management Control Register Outputs These are general purpose outputs of the Power Management Control Register (PMCR[0:15]). All the bits of the PMCR are available on the pins of the WD7625LP. Since the clock direction is always tied low internally, the output to PMCR0 for OSC control is omitted. LCDEN is the ouput for PMCR1;
71 1 12 2 3 13 20 4 21	PMCR8 PMCR9 PMCR10 PMCR11 IDEON/ PMCR12 PMCR13 PMCR14 PMCR15		RSTIDE (pin 14) output is gated by PMCR12/IDEON.
128 129	PCUW0 PCUW1	ı	Power Control Unit Write Strobe 0 and 1 Control signal to clock PMCR Register Bits 0:7 and 8:15 as generated by the WD76C20ALV.
112 88-96, 98-104, 106-111	BHE A1-19 A21-23	1/0	Bus High Enable CPU Address 1 to 19 CPU Address 21 to 23 Input from the CPU or DMA when MASTER is high. The CPU address bus A1:19, A21:23 and BHE are directly connected to these pins. The address bus is latched and output onto LA17:23 and SA1:19.
48 25-29, 31, 33-42	SBHE SA1-16	1/0	System Bus High Enable System Address 1 to 16 Output to AT address bus when MASTER is high. A1:19, A21:23 and BHE are latched internally with ALE and driven onto these pins.
44-46	SA17-19	0	System Address 17 to 19 Output AT address bus in non-master mode.

TABLE 5-2. ADDRESS BUFFER SIGNAL DESCRIPTION (CONTINUED)

MINISUS

WEO

WE1

WE2

WE3

P5VPGD

ı

0

0

0

0

TERN D	IGITAL COR		54E D 📟 9718228 0015755 686 🟙 🖦
PIN	MNEMONIC	NO	DESCRIPTION T-52-3
51-53, 54-56	LA17-19 LA21-23	1/0	Early Address 17 to 19 Early Address 21 to 23 Output when MASTER is high. A17-A19 and A21-23 are latched with READY signal when low. If MASTER is low, LA17:19, LA21:23 are input and are driven onto A17:19, A21:23.
77 149 59	READY ALE MASTER		Ready Address Latch Enable Master Control Signals for latching and output enable for latches for the AT Address Bus.
80	RSMSW	1	Resume Switch Resume switch input.
72 73 74 75	XSUSPRQ XRSMRQ1 XRSMRQ2 XRSMRQ3	•	External Suspend Request External Resume Request External suspend request and external resume request. These pins are used in the Suspend/Resume circuit.
114 115	SUSPBLK RSMBLK	1	Suspend Request Circuit Block Resume Request Circuit Block These general purpose signals are used in the suspend request circuit to block a suspend request or a resume request from the external circuit, if required.
64	LOWPREQ	-	Low Power Request Active low output from the suspend resume circuit requesting the power supply to go into low power mode.
69 70	BATPWR BATLO2		Battery Power Battery Power Low Inputs to the Suspend/Resume circuitry from the power supply indicating when battery power is being used and if the battery power is low.
81 82 83	MXCTL0 MXCTL1 MXCTL2	1	Multiplexer Control 0, 1 and 2 PMCIN multiplexer control inputs.
	 		

TABLE 5-2. ADDRESS BUFFER SIGNAL DESCRIPTION (CONTINUED)

Write Enable 0, 1, 2 and 3

Power to 5V Power Good

Each can drive 150 pf.

clears the Suspend/Resume D-flip-flops.

Indicates that power to the 5V power bus is stable.

When active enables resume request flip-flop signal. A toggle also

Active low buffered DRAM Write signal. One signal for each bank.

Mini Suspend

116

16

17

18

19

117

WESTE

RN DIG	ITAL CORP		54E D 📟 9718228 0015756 512 🖦 WDC
PIN	MNEMONIC	VO	DESCRIPTION T-52-38
119 121-127	RAD0:7	t	RAM Address Bus RAD0:7 input bus for writing into the PMCR Register.
6	WE	1	Write Enable Active high WE signal from the WD76C10A for DRAM write. Generates WE0:3.
23 84	RESIN RESIN	0	System Reset Output Active low RESIN and active high RESIN power on reset signals. Generated from the RSTSW input signal.
14	RSTIDE	0	Reset IDE Open drain Reset IDE signal; it is tristated when PMCR12/IDEON is a one. Must only be pulled up to the lower voltage of a mixed mode setup to avoid latchup.
76	RSTSW	i	Reset Switch Active low Schmitt trigger input for generating power on reset signals.
50	RESET	0	Reset Drive AT bus active high reset.
58	SA0	1	System Address 0 SA0 input for address decoding.
139	FIXCS	0	External Chip Select I/O address chip select for address 1630H to 163FH.
137	LOWPWR	1	Low Power Indicates to the system address buffer and suspend resume logic that the system power modules are in low power mode. For a system that does not provide this signal, this pin needs to be tied to ground; otherwise, the internal delay circuit for the system resume will not work properly.
61	REFRESH	1	Refresh System refresh signal. It is used by the watchdog timer for system idle detection.
		T .	

TABLE 5-2. ADDRESS BUFFER SIGNAL DESCRIPTION (CONTINUED)

System Address 2 Low Voltage

Strapping Options Inputs section for details.

System AEN signal. Used in address decode of internal address

3.3V SA2 address output interface with the H8-330. At RESET, this pin is an input whose state determines whether the chip operates in Address Buffer Function or Data Buffer Function. See

Address Enable

registers.

I/O

AEN

SA2LV

60

63

SIGNAL DESCRIPTION

WD7625LP

ı	IESTERN	DIGITAL	CORP	54E D 📟 9718228 0015757 459 🖦 WDC
	PIN	MNEMONIC	1/0	DESCRIPTION T-52-38
	138	RESUME	0	Resume Output indicating that the system is in resume mode. It is used to wake-up the keyboard controller on resume. Reflects the current state of the PCU input 3.
	79	SUSPSW		Suspend Switch Suspend switch input.
	141	FSAD		Full Strength Address Buffer Control This input is used to drive the SA and the LA output buffers to 3/5 strength or full strength. If this pin is floating, the internal pull-up

TABLE 5-2. ADDRESS BUFFER SIGNAL DESCRIPTION (CONTINUED)

will make it logic 1, which will select the 3/5 strength mode. If it is being pulled down externally through a 15K resistor, the full strength mode is selected.

WESTERN DIGITAL CORP

DATA BUFFER FUNCTION, MIXED 5.3 MODE APPLICATION

Signals = 122 VSS VDD3V = 4 VDDHD = 2 VDD5V = 4. VSS = 12




FIGURE 5-2. 144-PIN DIAGRAM

PIN-NAME	PIN-NAME	PIN-NAME	PIN-NAME
1-HD3	37-SD10	73-DEN0	109-PA3
2-HD4	38-SD11	74-DEN1	110-PA4
3-HD5	39-SD12	75-SDEN	111-PA5
4-HD6	40-SD13	76-RESIN	112-PA6
5-HD8	41-SD14	77-SDTR	113-PA7
6-HD9	42-SD15	78-VSS	114-PZ0
7-VSS	43-VSS	79-IDEENL	115-PZ1
8-HD10	44-DACK1	80-IDEENH	116-PZ2
9-HD11	45-DACK2	81-MXCTL0	117-PZ3
10-HD12	46-DACK3	82-MXCTL1	118-VDD5
11-VDDHD	47-VDD5	83-MXCTL2	119-PB0
12-HD13	48-DRQ3	84-VDD3	120-VDD3
13-HD14	49-VSS	85-DACKEN	121-PB1
14-HD15	50-SMEMW	86-DTR	122-PB2
15-VDD5	51-DRQ0	87-VSS	123-PB3
16-DACKO	52-DRQ1	88-D0	124-PB4
17-DACK5	53-DRQ2	89-D1	125-PB5
18-DACK6	54-DRQ5	90-D2	126-PB6
19-DACK7	55-DRQ6	91-D3	127-PB7
20-SA0	56-DRQ7	92-D4	128-PC0
21-SA1	57-VSS	93-D5	129-PC1
22-SA2	58-IOR	94-D6	130-PC2
23-SMEMR	59-IOW	95-D7	131-VSS
24-VSS	60-MEMR	96-D8	132-PC3
25-SD0	61-MEMW	97-VDD3	133-PC4
26-SD1	62-VSS	98-D9	134-PC5
27-SD2	63-IORLV	99-D10	135-PC6
28-SD3	64-IOWLV	100-D11	136-PC7
29-SD4	65-DRQIN	101-D12	137-PY0
30-VSS	66-CSPORTZ	102-D13	138-IDEON
31-SD5	67-CSBASE	103-D14	139-PROCPDN
32-VDD5	68-VDD3	104-D15	140-VSS
33-SD6	69-SDLV2	105-VSS	141-HD0
34-SD7	70-SDLV3	106-PA0	142-VDDHD
35-SD8	71-FULLPDN	107-PA1	143-HD1
36-SD9	72-LOWMEG	108-PA2	144-HD2

TABLE 5-3. WD7625LP PIN ASSIGNMENTS (DATA BUFFER)

WESTERN DIGITAL CORP
5.4 DATA BUFFEH FUNCTION SIGNAL DEFINITION

54E D 9718228 0015759 221 WDC

PIN	MNEMONIC	I/O	DESCRIPTION
25-29 31 33-42	SD(0:15)	1/0	System Data Bus 16-bit AT data bus.
71	FULLPDN	1	Full Power Down Full Power Down signal from the PMCR Register. Used to isolate input pads from input pins and control programmable pull-down resistors.
70 71	SD2LV SD3LV	0 1/0	Low Voltage SD2, SD3 These are 3V translated outputs for the Video Clock Generator chip. At power on, SD3LV is an input whose state determines whether the hard disk runs at 3.3V or 5V.
73 74 86	DENO DEN1 DTR	1	Data Bus Enable 0 Data Bus Enable 1 Direction Control Data Enable and Direction control signals for an AT data bus.
75 77	SDEN SDTR	1	Swap Data Enable Swap Direction Swap data enable and swap direction signals for an AT data bus.
88-96 98-104	D(0:15)	1/0	Data Bus 16-bit CPU data bus.
141 143-144 1-6 8-10 12-14	HD(0:6) HD(8:15)	1/0	Hard Disk Data Bus 15-bit IDE data bus.
79 80	IDEDENL IDEDENH	I	IDE Low Byte Enable IDE High Byte Enable IDE data bus enable control signals.
51 52 53 48 54 55 56	DRQ0 DRQ1 DRQ2 DRQ3 DRQ5 DRQ6 DRQ7	1 1	DMA Requests (0-3, 5:7) DRQ inputs, to be multiplexed onto DRQIN. These signals have internal pull-down.
65	DRQIN	0	Multiplexed DRQ This outputs the multiplexed DRQ0:7.

TABLE 5-4. DATA BUFFER SIGNAL DESCRIPTION

WESTERN DIGITAL CORP 54E D ■ 9718228 0015760 T43 ■ WDC

TERN DIGITAL CORP			346 N == 3179550 007210 143 == 0
PIN	MNEMONIC	VO	DESCRIPTION T-52-38
81 82 83	MXCTL0 MXCTL1 MXCTL2	1	Multiplexer Control 0, 1 and 2 Control signals for Multiplexing and Demultiplexing of DRQ signals and DACK signals.
128-130 132-136	PC(0:7)	1/0	General Purpose Port C Signals from the general purpose read write 8-bit register (address 15E8). These bits can be set/reset individually.
106-113	PA(0:7)	1/0	General Purpose Port A 8-bit general purpose R/W register (address 15EA).
119 102-127	PB(0:7)	1/0	General Purpose Port B 8-bit general purpose R/W register (address 15EB).
114-117	PZ(0:3)	I	Register Z 4-bit input only register inputs (address 3F3, bits 4-7).
137	PY0	1/0	Register Y0 1-bit general purpose R/W register (address 15E9, bit 0).
138	IDEON	_	IDE Power On Input indicating that the IDE has power on. This signal is used to tristate the IDE buffers during IDE power down. If this signal is not used to indicate IDE power on, then this pin should be pulled low.
139	PROCPDN	1	Processor Power Down Input indicating that the processor is powered down. This signal when active will tristate and isolate the D bus.
67 20 21 22	CSBASE SA0 SA1 SA2	•	Chip Select Base System Address 0, 1 and 2 Fully decoded chip selects for general purpose registers in the Data Buffer Function. CSBASE is a base chip select and all internal registers are decoded with SA0, SA1, and SA2. At power on, CSBASE is an input whose state determines whether the WD7625LP operates in 3.3V mode or mixed voltage mode. See Strapping Options Inputs section for details.
66	CSPORTZ		Chip Select Port Z CSPORTZ is chip select for Port Z. At power on, CSPORTZ is an input whose state determines whether the WD7625LP runs in a 5V system. See Strapping Options Inputs section for details.
72 60 61	LOWMEG MEMR MEMW	-	First Megabyte Memory Read Memory Write Inputs for generating SMEMR, SMEMW.
23 50	SMEMR SMEMW	0	System Memory Read System Memory Write Active low memory control signals of the AT bus.

TABLE 5-4. DATA BUFFER SIGNAL DESCRIPTION (CONTINUED)

MEZ

STERN D	IGITAL CO	RP I I/O I	54E D = 9718228 0015761 98T = WDC
76	RESIN	1	Reset Input Active low power on reset input. This input buffer has a Schmitt trigger input.
58 59	IOR IOW	1	I/O Read I/O Write AT bus IO read and write signals.
64 63	IOWLV IORLV	0 &	I/O Write Low Voltage I/O Read Low Voltage 3.3V translated IOW, IOR. At power on, IORLV is an input whose state determines whether the WD7625LP operates in Address Buffer or Data Buffer mode.
85	DACKEN	_	DACK Enable DACKEN input, together with MXCTL0:2 demultiplexes the DACK.
16 44-46 17-18 19	DACKO DACK1:3 DACK5:6 DACK7	00	DACK0-DACK7 Outputs DACK0 through DACK7 outputs.
24, 30, 53, 49, 58, 62, 78, 87, 105, 131, 140, 7	vss		Ground inputs.
30, 47, 118, 15	VDD5		4 pins.
68, 84, 97, 120	VDD3		4 pins. In 5V mode the VDD3 are tied to the 5V supply.
141, 11	VDDHD		2 pins. These are connected to the 5V or 3.3V supply depending on whether the IDE subsystem is running at 5V or 3.3V.

TABLE 5-4. DATA BUFFER SIGNAL DESCRIPTION (CONTINUED)

54E D

■ 9718228 0015762 816 **■** WDC

POWER SUPPLY MODES

POWER SUPPLY MODES

The WD7625LP is design to operate in three different power supply modes:

- 3.3V
- 5V
- 3.3/5V mix mode

In the laptop design mix mode environment the WD7625LP still operates properly when the 5V supply is switched to 3.3V in suspend mode.

In mixed mode, all supply pins must be connected to the correct supply. In single power supply mode, all supply pins either connect to 5V or 3.3V.

INPUT THRESHOLD ADJUSTMENT 6.1 FOR DIFFERENT POWER MODES

Input thresholds are automatically compensated through 3.3V and 5V strap option decode logic. If neither a 3.3V nor a 5V strap is active, then the mixed mode adjustments are made. The strap option pin settings and the connections to the power supplies must agree; otherwise errors can result.

6.2 POWER SUPPLY CONSIDERATION AND SYSTEM POWER-DOWN MODE

The core of the WD7625LP will run at the higher (5V) VDD in a mixed mode for better performance. The signals coming from the 3.3 volt subsystem are received by the 3.3 volt buffers inside the WD7625LP and signals going out to the 3.3 volt system are translated to the 3.3 volt buffers. During system power-down mode, the A1:15 and D0:15 buses are isolated from the IO pads and inputs to the chip core are forced inactive. Similarly the IDE data bus HD(0:6,8:15) is isolated. The output buses SA1:19, LA17:23, SD0:15 and other output signals are tristated. The WD7625LP chip is always powered up with both 3.3 volt and 5 volt supplies in mixed mode. In suspend, the 5 volt supply can drop to 3.3 volts without any negative effect to the WD7625LV's operation.

T-52-38

54E D = 9718228 0015763 752 = WDC

7.0 DC ELECTRICAL SPECIFICATIONS

7.1 **OUTPUT VALID TIMES AND VOLTAGE LEVELS: ADDRESS BUFFER**

illustrate the voltage levels in mixed mode.

FUNCTION The signal voltage levels in the following tables

SIGNAL REFERENCE CAPLOAD VOLTAGE **DELAY** IOL+/IOH-SA1:19 ALE falling edge 200 pf +24 mA 5V 40 ns SBHE -3 mA SA2LV ±2 mA 3.3V **READY** low LA17:23 200 pf +24 mA 5V 40 ns -3 mA A1:23 SA1:16, LA17:23 100 pf +4 mA 3.3V 35 ns BHE -1 mA PCUW₀ +2 mA PMCR(1:15) 50 pf 3.3V 25 ns PCUW1 -2 mA **PMCINMX** MXCTL0:2 50 pf +2 mA 3.3V 25 ns -2 mA **FIXCS** A1:15, SA0, AEN +2 mA 50 pf 3.3V 30 ns CSBASE26 -2 mA **CSPORTZ** RSTIDE MXCTL0:2 200 pf +12 mA 5V 40 ns DACKEN -3 mA **IDEON RESIN RSTSW** 50 pf +2 mA 3.3V 40 ns RESIN -2 mA **FULLPDN** LOWPREQ 50 pf +2 mA 3.3V 40 ns -2 mA

150 pf

50 pf

200 pf

+8 mA

-2 mA

+2 mA

-2 mA

-3 mA

+24 mA

WE

REFRESH

MXCTL0:2

DACKEN

5V

3.3V

3.3V

25 ns

NA

40 ns

WEO

WE₁

WE2 WE3

MS60

RESET

^{1.} SA1:19 switch simultaneously

^{2.} LA17:19 LA21:23 switch simultaneously. Skew between LA switching and SA bus switching is at least 31.5 ns.

^{3.} Signal group PMCR[1:15] above denotes the output signals of the PMC registers. See section 2.3 for more information about these signals.

54E D 9718228 0015764 699 WDC

7.2 **INPUT VALID TIMES AND VOLTAGE LEVELS: ADDRESS BUFFER FUNCTION**

SIGNAL	REFERENCE	l _{iH} /l _{IL}	VOLTAGE	TERMINATION	SETUP/HOLD
A1:16	ALE falling	+10 μA -10μA	3.3V	None	10/5 ns
A17:23	READY	±10 μA	3.3V	None	10/5 ns
TURBO PROCPGD LCL_REQ PMCIN(4) PMCIN(6) PMCIN(7)	MXCTLO	+10μ A -10 μA	3.3V	Turbo: 50K Pull-up	
PCUW0 PCUW1		+10 μA -10 μA	3.3V	None	
READY ALE		+10μ A -10 μA	3.3V	None .	
MASTER REFRESH AEN		+10 μA -10 μA	5.0V		
RSMSW SUSPSW XSUSPREQ XRSMREQ BATPWR BATLO2 MXCTL0:2 P5VPGD SUSPBLK RSMBLK MINISUS	·	+10μ A -10 μA	3.3V	50K pull-up 50K pull-up 50K pull-up 50K pull-up None None None 50K pull-up None	
RAD0:7	PCUW0 PCUW1	+10 μA -10 μA	3.3V	None	10/5 ns
WE		+10 μA -10 μA	3.3V	None	
RSTSW LOWPWR		+10 μA -10 μA	3.3V	50K pull-up 50K pull-down	
DACKEN		+10 μA -10 μA	3.3V	None	
SA0		+10 μA -10 μA	5.0V	None	

7.3

54E D

9718228 0015765 525 **33**WDC

OUTPUT VALID TIMES AND VOLTAGE LEVELS: DATA BUFFER FUNCTION

SIGNAL	REFERENCE	CAPLOAD	IOL+/IOH-	VOLTAGE	DELAY (NS)
SD(0:15)	D0:15	200 pf	+24 mA -3 mA	5 V	40 ns
	DENO DEN1				40 ns
D(0:15)	SD(0:15)	100 pf	+4 mA -2 mA	3.3V	40 ns
HD(0:6) HD(8:15)	D(0:15)	200 pf	+12 mA -3 mA	5 V	40 ns
SD2LV SD3LV	D2,D3	50 pf	+2 mA 3.3V -2 mA		40 ns
DRQIN	MXCTL0:2 DRQ0:7	50 pf	+2 mA -2 mA	3.3V	25 ns
SMEMR	MEMR	200 pf	+24 mA -3 mA	5V	30 ns
SMEMW	MEMW	200 pf	+24 mA -3 mA	5V	30 ns
DACK0:3 DACKEN DACK5:7		50 pf	+2 mA -2 mA	5V	25 ns
IOWLV	IOW	50 pf	+2 mA -2 mA	3.3V	30 ns
IORLV	IOR	50 pf	+2 mA -2 ma	3.3V	30 ns
Port A(0:7) Port B(0:7) Port C(0:7) Port Y0	IOW Rising Edge	50 pf	+2 mA -2 mA	3.3V	40 ns

^{1.} SD(0:15) switch simultaneously

^{2.} SMEMR, SMEMW. Only one of these two signals is active at a time and is skewed from the address at least 30 ns

DC ELECTRICAL SPECIFICATIONS

WESTERN DIGITAL CORP

54E D - 9718228 0015766 461 - WDC

INPUT VALID VOLTAGE LEVELS AND SETUP TIMES: DATA BUFFER **FUNCTION**

SIGNAL	REFERENCE	I _{IH} /I _{IL}	TERMINATION	VOLTAGE	SETUP/HOLD
DENO DEN1 DTR		10 μΑ	None	3.3V	
SDEN SDTR		10 μΑ	None	3.3V	
DRQ0:3 DRQ5:7		+100 μ A -100 μ A	20K pull-down	5 V	
IDEDENL IDEDENH			None	3.3V	
HD(0:6) HD(8:15)			None	5V	
MXCTL(0:2)		+10 μA -10 μA		3.3V	
IOR IOW			50K pull-up	5V	
MEMR MEMW			50K pull-up	5V	
LOWMEG			None	3.3V	
Port A(0:7) B(0:7) C(0:7)			None	3.3V	
Y0 Z(0:3)			None	3.3V	
CSBASE CSPORTZ	IOR/IOW Rising edge		None	3.3V	10/5 ns
DACKEN			None	3.3V	
SD(0:15)			20K pull-up	5V	
IDEON FULLPDN PROCPDN			None	3.3V	
SA(0:2)	IOR/IOW Rising edge		None	5V	10/5 ns
D0:15	IOW Rising edge		None	3.3V	10/5 ns

DC ELECTRICAL SPECIFICATIONS WESTERN DIGITAL CORP

7.5 5.0 VOLT CHARACTERISTICS

54E D ■ 9718228 0015767 3T8 ■ WDC

WD7625LP

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS	
litt	Input leakage high		.01	10	μА	V _{IN=} V _{DD} , V _{DD} =5.5V	
ÍΙL			.01 -160	-40	µА µА	V _{IN=} V _{SS} , V _{DD=} 5.5V	
loz			.01	10	μΑ	V _{IN=} V _{DD} or V _{SS} , V _{DD=} 5.5V	
ViL	Input voltage low	-0.6		0.8	٧		
ViH	Input voltage high	2.0	•••	5.5	V		
Vol	Output voltage low		0.2	0.4	٧	V _{OL} =as rated, V _{DD} =4.5V	
Vон	Output voltage high	2.4	V _{DD} -0.2		V	V _{OH} =as rated, V _{DD} =4.5V	

DC ELECTRICAL SPECIFICATIONS

WESTERN DIGITAL CORP 54E D ■ 9718228 0015768 234 ■ WDC 7.6 3.3 VOLT CHARACTERISTICS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS	
ын	Input leakage high		.01	10	μА	V _{IN} =V _{DD} , V _{DD} =3.6V	
lıL	141		.01 -60	-10	μA μA	V _{IN} =V _{SS} , V _{DD} =3.6V	
loz	Outsid Isolana		.01	10	μА	V _{IN=} V _{DD} or V _{SS} , V _{DD=} 3.6V	
VIL	Input voltage low	-0.6		8.0	V		
VIH	Input voltage high	2.0		V _{CC} +0.3	٧		
Vol	Output voltage low	•••	0.2	0.4	٧	V _{OL} =as rated, V _{DD} =3.0V	
Vон	Output voltage high	2.4	V _{DD} -0.2		V	V _{OH} =as rated, V _{DD} =3.0V	

54E D = 9718228 0015769 170 = WDC




FIGURE 8-1. WD7625LP PACKAGE DIAGRAM

54E D 🔳 '

9718228 0015770 992 WWWC

A.0 TEST METHODS

The test methods used for the WD7625LP consist of tristating the outputs and I/O mapping.

If all three pins 81-83 are low and the two pins 122, 124 are high and a low to high transition of pin 76 occurs then the WD7625LP is set in the I/O Mapping Mode. In this mode all inputs including bidirectional signals are multiplexed onto output pins. This mode is useful in production test environments to ensure that all pins are properly soldered onto the printed circuit board without short or open circuits.

A.1 TRISTATING THE OUTPUTS

T-52-38

If all four pins 81 - 83, and 122 are all low and pin 124 is high and a low to high transition of pin 86 occurs, the WD7625LP is put in a tristate mode where all outputs are tristated for board testing.

In this mode all the pull-ups at the output buffers can be turned off for leakage current testing by bringing pin 128 to low.

WESTERN DIGITAL CORP 54E D ■ 9718228 DO15771 829 ■ WDC

B.0 WD7625 PIN ORDER CROSS-REFERENCE

PIN	MO	MODE		I/O TYPE		VOLTAGE BUS		PU/PD	
	ADDR	DATA	ADDR	DATA	ADDR	DATA	ADDR	DATA	
1	PMCR8	HD3	0	1/0	VDD3	VHD			
2	PMCR10	HD4	0	1/0	VDD3	VHD			
3	PMCR11	HD5	0	1/0	VDD3	VHD			
4	PMCR14	HD6	0	1/0	VDD3	VHD			
5	ALE	HD8		1/0	VDD3	VHD			
6	WE	HD9	1	1/0	VDD3	VHD			
7	VSS	VSS							
8	LCDEN	HD10	0	1/0	VDD3	VHD			
9	BLEN	HD11	0	1/0	VDD3	VHD			
10	LCL ACK	HD12	0	1/0	VDD3	VHD		1	
11	VDD3	VHD	*						
12	PMCR9	HD13	0	1/0	VDD3	VHD			
13	IDEON/ PMCR12	HD14	0	1/0	VDD3	VHD			
14	RSTIDE	HD15	OD	1/0	VDD3*	VHD	OD		
15	VDD3	VDD5							
16	WEO	DACKO	0	0	VDD3	VDD5			
17	WE1	DACK5	0	0	VDD3	VDD5			
18	WE2	DACK6	0	0	VDD3	VDD5			
19	WE3	DACK7	0	0	VDD3	VDD5			
20	PMCR13	SA0	0	1	VDD3	VDD5			
21	PMCR15	SA1	0	1	VDD3	VDD5			
22	PROCPDN	SA2	0	1	VDD3	VDD5			
23	RESIN	SMEMR	0	0	VDD3	VDD5		50K PU	
24	VSS	VSS							
25	SA1	SD0	1/0	1/0	VDD5	VDD5		20K PU	
26	SA2	SD1	1/0	1/0	VDD5	VDD5		20K PU	
27	SA3	SD2	1/0	1/0	VDD5	VDD5		20K PU	
28	SA4	SD3	1/0	1/0	VDD5	VDD5		20K PU	
29	SA5	SD4	1/0	1/0	VDD5	VDD5		20K PU	
30	vss	VSS		T					
31	SA6	SD5	1/0	1/0	VDD5	VDD5		20K PU	
32	VDD5	VDD5	***						
33	SA7	SD6	1/0	1/0	VDD5	VDD5		20K PU	
34	SA8	SD7	VO.	1/0	VDD5	VDD5		20K PU	

TABLE B-1. WD7625LP PIN ORDER CROSS REFERENCE

^{*} Pull-up for this pin must be tied to the lowest VDD to prevent latchup.

WESTERN DIGITAL CORP		54E	D	971822	8 00157	72 765	■ UDC	
PIN M		MODE VO TYP		YPE	VOLTA	GE BUS	PU/	PD
	ADDR	DATA	ADDR	DATA	ADDR	DATA	ADDR	DATA
35	SA9	SD8	1/0	1/0	VDD5	VDD5		
36	SA10	SD9	1/0	1/0	VDD5	VDD5		
37	SA11	SD10	1/0	1/0	VDD5	VDD5		
38	SA12	SD11	1/0	10	VDD5	VDD5		
39	SA13	SD12	1/0	1/0	VDD5	VDD5		
40	SA14	SD13	<i>V</i> O	1/0	VDD5	VDD5		
41	SA15	SD14	1/0	1/0	VDD5	VDD5		
42	SA16	SD15	1/0	1/0	VDD5	VDD5		
43	VSS	VSS						
44	SA17	DACK1	0	0	VDD5	VDD5		
45	SA18	DACK2	0	0	VDD5	VDD5		
46	SA19	DACK3	0	0	VDD5	VDD5		
47	VDD5	VDD5	•••					
48	SBHE	DRQ3	1/0		VDD5	VDD5		20K PD
49	VSS	VSS		•••				
50	RESET	SMEMW	0	0	VDD5	VDD5		50K PU
51	LA17	DRQ0	1/0	1	VDD5	VDD5		20K PD
52	LA18	DRQ1	1/0	1	VDD5	VDD5		20K PD
53	LA19	DRQ2	1/0	1	VDD5	VDD5		20K PD
54	LA21	DRQ5	1/0	1	VDD5	VDD5		20K PD
55	LA22	DRQ6	1/0	1	VDD5	VDD5		20K PD
56	LA23	DRQ7	1/0	1	VDD5	VDD5		20K PD
57	VSS	VSS	•••	•••				
58	SA0	IOR	<u> </u>	1	VDD5	VDD5		50K PU
59	MASTER	ЮW	1	1	VDD5	VDD5		50K PU
60	AEN	MEMR	1		VDD5	VDD5		50K PU
61	REFRESH	MEMW	1	I	VDD5	VDD5		50K PU
62	VSS	VSS		***		***		
63	SA2LV 25/26 Strap	IORLV 25/26 Strap	I/O	I/O	VDD3	VDD3	50K PU SO	50K PU SO
64	LOWPRED	IOWLV	0	0	VDD3	VDD3		
65	PMCINMX	DRQIN	0	0	VDD3	VDD3		

TABLE B-1. WD7625LP PIN ORDER CROSS REFERENCE (CONTINUED)

T-52-38 WD7625LP

WESTERN DIGITAL CORP 54E D ■ 9718228 DO15773 6T1 ■ WDC

PIN	MC	MODE		I/O TYPE		VOLTAGE BUS		PU/PD	
	ADDR	DATA	ADDR	DATA	ADDR	DATA	ADDR	DATA	
66	CSPORTZ 5V Only Strap	CSPORTZ 5V Only Strap	1/0	-	VDD3	VDD3	50K PU SO	50K PU SO	
67	CSBASE 3V only Strap	CSBASE 3V only Strap	1/0	. 1	VDD3	VDD3	50K PU SO	50K PU SO	
68	VDD3	VDD3	***						
69	BATPWR	SD2LV	1	0	VDD3	VDD3			
70	BATLO2	SD3LV 5V HD Strap	1	I/O	VDD3	VDD3		50K PU SO	
71	FULLPDN	FULLPDN	0	i .	VDD3	VDD3			
72	XSUSRQ	LOWMEG	ı	i i	VDD3	VDD3	50K PU		
73	XRSMRQ1	DENO	1	1	VDD3	VDD3	50K PU		
74	XRSMRQ2	DEN1	I	1	VDD3	VDD3	50K PU		
75	XRSMRQ3	SDEN	I	1	VDD3	VDD3	50K PU		
76	RSTSW	RESIN	ı		VDD3	VDD3			
77	READY	SDTR	1	1	VDD3	VDD3			
78	VSS	vss		***		***			
79	SUSPSW	IDEENL	J	1	VDD3	VDD3	50K PU		
80	RSMSW	IDEENH	l	1	VDD3	VDD3	50K PU		
81	MXCTL0	MXCTLO	ŀ	1	VDD3	VDD3			
82	MXCTL1	MXCTL1	İ	1	VDD3	VDD3			
83	MXCTL2	MXCTL2	1	1	VDD3	VDD3			
84	VDD3	VDD3							
85	DACKEN	DACKEN	ļ .	1	VDD3	VDD3			
86	RESIN	DTR	0	1	VDD3	VDD3			
87	VSS	vss							
88	A1	D0	1/0	1/0	VDD3	VDD3			
89	A2	D1	1/0	1/0	VDD3	VDD3			
90	A3	D2	1/0	1/0	VDD3	VDD3			
91	A4	D3	1/0	1/0	VDD3	VDD3		**************************************	
92	A5	D4	1/0	1/0	VDD3	VDD3			
93	A6	D5	1/0	1/0	VDD3	VDD3			
94	A7	D6	1/0	I/O	VDD3	VDD3			

TABLE B-1. WD7625LP PIN ORDER CROSS REFERENCE (CONTINUED)

WESTERN DI	GITAL CO	RP	54E	D =	9718228	00157	74 538	■ UDC	
PIN	MO	DE	I/O TYPE		VOLTA	VOLTAGE BUS		PU/PD	
	ADDR	DATA	ADDR	DATA	ADDR	DATA	ADDR	DATA	
95	A8	D7	1/0	1/0	VDD3	VDD3			
96	A9	D8	1/0	1/0	VDD3	VDD3			
97	VDD3	VDD3							
98	A10	D9	1/0	1/0	VDD3	VDD3			
99	A11	D10	1/0	1/0	VDD3	VDD3			
100	A12	D11	1/0	1/0	VDD3	VDD3			
101	A13	D12	1/0	1/0	VDD3	VDD3			
102	A14	D13	1/0	1/0	VDD3	VDD3			
103	A15	D14	1/0	1/0	VDD3	VDD3			
104	A16	D15	1/0	1/0	VDD3	VDD3			
105	VSS	VSS							
106	A17	PA0	1/0	1/0	VDD3	VDD3			
107	A18	PA1	1/0	1/0	VDD3	VDD3			
108	A19	PA2	1/0	1/0	VDD3	VDD3			
109	A21	PA3	1/0	1/0	VDD3	VDD3			
110	A22	PA4	1/0	1/0	VDD3	VDD3			
111	A23	PA5	1/0	1/0	VDD3	VDD3			
112	BHE	PA6	1/0	1/0	VDD3	VDD3			
113	MS120 Sus/Res select	PA7	1/0	1/0	VDD3	VDD3	50K PU SO		
114	SUSPBLK	PZ0	ı	1	VDD3	VDD3			
115	RSMBLK	PZ1	I	1	VDD3	VDD3			
116	MINISUS	PZ2	ı	ı	VDD3	VDD3			
117	P5VPGD	PZ3	1	1	VDD3	VDD3			
118	VDD5	VDD5							
119	RAD0	PB0	1	1/0	VDD3	VDD3			
120	VDD3	VDD3			•••				
121	RAD1	PB1	1	1/0	VDD3	VDD3			
122	RAD2	PB2	1	1/0	VDD3	VDD3			
123	RAD3	PB3	1	1/0	VDD3	VDD3			
124	RAD4	PB4	1	1/0	VDD3	VDD3			
125	RAD5	PB5	1	1/0	VDD3	VDD3			
126	RAD6	PB6	1	1/0	VDD3	VDD3			
127	RAD7	PB7	1	1/0	VDD3	VDD3			
128	PCUW0	PC0	1	1/0	VDD3	VDD3			

TABLE B-1. WD7625LP PIN ORDER CROSS REFERENCE (CONTINUED)

WD7625 PIN ORDER CROSS-REFERENCE

WD7625LP

WESTERN DIGITAL CORP 54E D ■ 9718228 0015775 474 ■ WDC

PIN	MO	MODE		I/O TYPE		VOLTAGE BUS		PU/PD	
	ADDR	DATA	ADDR	DATA	ADDR	DATA	ADDR	DATA	
129	PCUW1	PC1	1	1/0	VDD3	VDD3			
130	TURBO	PC2		1/0	VDD3	VDD3	50K PU		
131	VSS	VSS							
132	PROCPGD	РСЗ	ı	1/0	VDD3	VDD3			
133	LCL_REQ	PC4	1	1/0	VDD3	VDD3			
134	PMCIN4	PC5	<u> </u>	1/0	VDD3	VDD3			
135	PMCIN6	PC6	1	1/0	VDD3	VDD3			
136	PMCIN7	PC7	Į	1/0	VDD3	VDD3			
137	LOWPWR	PY0	ļ	1/0	VDD3	VDD3	50K PD		
138	RESUME	IDEON	0	1	VDD3	VDD3			
139	FIXCS	PROCPDN	0	1	VDD3	VDD3			
140	vss	VSS							
141	FSAD	HD0	i i	1/0	VDD3	VHD			
142	VDD3	VHD							
143	PMCR4	HD1	0	1/0	VDD3	VHD			
144	PMCR6	HD2	0	1/0	VDD3	VHD			

TABLE B-1. WD7625LP PIN ORDER CROSS REFERENCE (CONTINUED)

WD7625LP

WESTERN DIGITAL CORP

54E D

■ 9718228 0015776 300 **■ W**DC

INPUT THRESHOLD ADJUSTMENT C.0

The table below illustrates some possible strapping options and the corresponding input threshold adjustments required.

Driving the 3 volt only and 5 volt only straps both low is an illegal combination. The WD7625LP as-

sumes a mixed voltage mode when both of these straps are allowed to float high.

The WD7625LP also does not accommodate a 3 volt only mode when it is attached to a 5 volt hard disk drive's power supply.

STRAPPING OPTION COMBINATIONS		INPUT TH	ADDRESS MODE INPUT THRESHOLD ADJUSTMENT		DATA BUFFER MODE INPUT THRESHOLD ADJUSTMENT		
3V ONLY ACTIVE LOW	5V ONLY ACTIVE LOW	HD5/3 1=5V	3V BUS	5V BUS	3V BUS	5V BUS	HD BUS
0	1	0	3V	3V	3V	3V	3V
1	0	0	5V	5V	5V	5V	3V
1	0	1	5V	5V	5V	5V	5V
1	1	0	3V	5V	3V	5V	3V
1	1	1	3V	5V	3V	5V	5V

TABLE C-1. INPUT THRESHOLD ADJUSTMENT

WESTERN DIGITAL CORP

D.0 VO REQUIREMENTS

D.1 ADDRESS BUFFER MODE

The table below indicates the voltages applied to or expected from the WD7625LP pins in a typical mixed voltage (3.3V/5V) laptop design.

The voltages listed for output pins are the reqquested levels that those pins should drive out. not levels that might be applied to those pins from other sources.

54E D = 9718228 0015777 247 = WDC

Voltages listed for bidirectional pins (i.e., the system data bus) may indicate input or output levels.

See the notes at the end of the table.

DESCRIPTION	SIGNAL NAME	1/0	OPERATI	NG MODE
			NORMAL	SUSPEND
ADDRESS BUS	A(1:19, 21:23)	1/0	0-3.3V	0V/Z ^{2,3}
INTERFACE ¹	SA(1:2)	1/0	0-V _{CC} AT	0V or Z/Z ⁴
	SA(3:16)	1/0	0-V _{CC} AT	0V or Z/Z ⁴
	SA(17:19)	0	0-V _{CC} AT	Z ⁵
	SA2LV	0	0-3.3V	0-3.3V
	LA(17:19, 21:23)	1/0	0-V _{CC} AT	0V or Z/Z ⁴
	BHE	1/0	0-3.3V	0V/Z ^{2,3}
	SBHE	1/0	0-V _{CC} AT	0V or Z/Z ⁴
	ALE	. 1	0-3.3V	Z
	READY	-	0-3.3V	0V ^{2,3}
	MASTER	_	0-V _{CC} AT	0V or V _{CC} AT ⁵
SUSPEND/RESUME	SUSPSW, RSMSW	1	0-3.3V	0-3.3V
	XSUSPRQ, SUSPBLK, XRSMRQ1,	1	0-3.3V	0-3.3V
	XRSMRQ2,		,	
	XRSMRQ3,			
	RSMBLK, MINISUS			
	BATPWR, BATLO2, LOWPWR	l	0-3.3V	0-3.3V
	LOPWREQ	0	0-3.3V	0-3.3V

TABLE D-1. I/O REQUIREMENTS ADDRESS BUFFER MODE

¹ Power distribution to the AT bus is system dependent. Power to the AT bus connectors may be 5V or 3.3V and it can be switched off or left on during suspend. The AT bus interface power pin (VccAT) is connected to 5V or 3.3V respectively. During suspend, if VccAT is normally 5.9V, it can remain at 5V or drop to ~3.0V. If VccAT is normally 3.3V, it remains at that voltage during suspend. VccAT will never switch off to 0V under any circumstances.

² This signal is connected to a device that is powered down during suspend. The output buffer (if O or I/O) for this signal should be tristated. The input buffer (if I or I/O) should be disabled and internally forced to an inactive state.

³ This signal is connected to the processor and/or coprocessor which are powered down during procesor powerdown. The output buffer (if O or VO) for this signal should be tristated and the input buffer (if I or VO) should be disabled and internally forced to an inactive state during processor powerdown.

⁴ This signal is connected to a device that is powered down or tristated during suspend. The output buffer (if O or VO) for this signal should be tristated. The input buffer (if I or VO) should be disabled and internally forced to an inactive state.

WD7625LP

I/O REQUIREMENTS

0-3.3V

ACCTERN	DIGITAL	CORP
11 F A I E IXIV	D T G T I W F	~ ~ ~ ~ ~ ~

TID / UZULI				
RN DIGITAL	CORP 54E	D 🗰	9718228 001	5778 183 WDC
DESCRIPTION	SIGNAL NAME	VO	OPER#	ATING MODE
22000			NORMAL	SUSPEND
POWER	RAD(0:7)	. 1	0-3.3V	0-3.3V
MANAGEMENT	PCUW0, PCUW1	i	0-3.3V	0-3.3V
	P5VPGD	1	0-3.3V	0-3.3V
	LCDEN, BLEN, LCL_ACK, IDEON, PROCPDN, FULLPDN	0	0-3.3V	0-3.3V
	PMCR (0, 4, 6, 8, 9, 10, 11, 12, 13, 14, 15)	0	0-3.3V	0-3.3V
	TURBO, PROCPGD, LCL_REQ	I	0-3.3V	0-3.3V
	PMCIN (4, 6, 7)	l l	0-3.3V	0-3.3V
	PMCINMX	0	0-3.3V	0-3.3V

TABLE D-1. I/O REQUIREMENTS ADDRESS BUFFER MODE (CONTINUED)

MXCTL0-MXCTL2

0-3.3V

WD76251 P

WESTERN DIGITAL CORP

54E D ■ 9718228 0015779 01T ■ WDC

2 I FILM DIGITIAL		·		
DESCRIPTION	SIGNAL NAME	1/0	OPERAT	ING MODE
			NORMAL	SUSPEND
I/O ADDRESS	AEN	ı	0-V _{CC} AT	0V orZ ⁵
DECODE	SA0	1	0-VccAT	0V orZ⁴
	CSBASE, CSPORTZ	0	0-3.3V	0-3.3V
	FIXCS	0	0-3.3V	Z ⁵
MISCELLANEOUS	REFRESH, MS120/SRMODESEL	l . I/O	0-VccAT 0-3.3V	0-V _{CC} AT ⁶ 0-3.3V
	RSTSW	1	0-3.3V	0-3.3V
	RESET	0	0-V _{CC} AT	0-V _{CC} AT ⁶
	RESIN, RESIN	0	0-3.3V	0-3.3V
	RSTIDE	OD	0-3.3V or 5V ⁷	Z ^{2,8}
	WE	ı	0-3.3V	0-3.3V
	WEO, WE1, WE2, WE3	0	0-3.3V	0-3.3V
	FSAD	1	0-3.3V	0-3.3V
POWER	VDD3	NA	3.3V	3.3V
	VDD5	NA	5V	0V ⁹
	VccAT	NA	3.3V/5V ¹	3.0V/3.3V/5V ¹⁰

TABLE D-1. I/O REQUIREMENTS ADDRESS MODE (CONTINUED)

⁵ This signal is connected to a device that can be powered down during suspend. The output buffer (if O or I/O) for this signal should be tristated. The input buffer (if I or VO) should be disabled and internally forced to an inactive state.

⁶ The AT bus interface power pin (VccAT) can drop from 5V to ~3.0V during suspend. See note 1.

⁷ This signal has an open drain output and can be connected to a 3.3V or 5V drive. It is pulled up externally to 3.3V or 5V.

⁸ This signal is connected to a device that can be powered down at times other than suspend (the IDE drive can be powered off during normal system operation.

⁹ If necessary, the system can be designed so that the 5V power net drops to ~3.0V during suspend instead of 0V. See note 1.

¹⁰ If necessary for systems where this pin is connected to 5V, the system can be designed so that the 5V power net drops to ~3.0V during suspend instead of to 0V. See note 1.

WD7625LP

WESTERN DIGITAL CORP

54E D

VO REQUIREMENTS

DATA BUFFER MODE

The table below indicates the voltages applied to or expected from the WD7625LP pins in a typical mixed voltage (3.3V/5V) laptop design.

The voltages listed for output pins are the reqquested levels that those pins should drive out, 9718228 0015780 831 WDC not levels that might be applied to those pins from

other sources.

Voltages listed for bidirectional pins (i.e., the system data bus) may indicate input or output levels.

See the notes at the end of the table.

DESCRIPTION	SIGNAL NAME	I/O	OPERAT	ING MODE
			NORMAL	SUSPEND
AT BUS	SD(0:15)	1/0	0-V _{CC} AT	0V or Z/Z ²
INTERFACE ¹	DRQ(0:3, 5:7)	ı	0-V _{CC} AT	0-V _{CC} AT ³
	DACK(0:3, 5:7)	0	0-VccAT	Z ³
	SA(0:2)	1	0-V _{CC} AT	0V or Z ²
	IOR, IOW	1	0-VccAT	0V or Z ²
	MEMR, MEMW	1	0-VccAT	0V or Z ²
	SMEMR, SMEMW	0	0-V _{CC} AT	Z^3
	RESIN	1	0-V _{CC} AT	0-VccAT⁴
	IORLV, IOWLV	0	0-3.3V	Z^3
DATA BUS	D(0:15)	1/0	0-3.3V	0V/Z ^{5,6}
INTERFACE	SDLV(2:3)	0	0-3.3V	Z^3
	DENO, DEN1, DTR, SDEN, SDTR	ı	0-3.3V	Z
IDE INTERFACE	HD(0:6, 8:15)	1/0	0-V _{CC} IDE ⁷	0V/Z ⁵
	IDEDENL IDEDENH	I	0-3.3V	Z

TABLE D-2. I/O REQUIREMENTS DATA BUFFER MODE

¹ Power distribution to the AT bus is system dependent. Power to the AT bus connectors may be 5V or 3.3V and it can be switched off or left on during suspend. The AT bus interface power pin (VccAT) is connected to 5V or 3.3V respectively. During suspend, if VccAT is normally 5V, it can remain at 5V or drop to ~3.0V. If VccAT is normally 3.3V, it remains at that voltage during suspend. VccAT will never switch off to 0V under any circumstances.

² This signal is connected to a device that is powered down or tristated during suspend. The output buffer (if O or I/O) for this signal should be tristated. The input buffer (if I or I/O) should be disabled and internally forced to an inactive state.

³ This signal is connected to a device that can be powered down during suspend. The output buffer (if O or I/O) for this signal should be tristated. The input buffer (if I or I/O) should be disabled and internally forced to an inactive state.

⁴ The AT bus interface power pin (VccAT) can drop from 5V to ~3.0V during suspend. See note 1.

⁵ This signal is connected to a device that can be powered down during suspend. The output buffer (if O or I/O) for this signal should be tristated. The input buffer (if I or I/O should be disabled and internally forced to an inactive state.

⁶ This signal is connected to the processor and/or coprocessor which are powered down during procesor powerdown. The output buffer (if O or I/O) for this signal should be tristated and the input buffer (if I or I/O) should be disabled and internally forced to an inactive state during processor powerdown.

⁷ This signal can be connected to a 3.3V or 5V drive. It is capable of driving and receiving 3.3V or 5V levels accordingly while maintaining TTL compatibility.

T-52-38 WD7625LP

WE	STERN DIGITAL	CORP	54E D	9718228 0	1015781 778 W DC	
DESCRIPTION SIGNA		SIGNAL NAME	I/O	OPERATING MODE		
			:	NORMAL	SUSPEND	
i	I/O REGISTERS	PA(0:7)	1/0	0-3.3V	0-3.3V	
		PB(0:7)	1/0	0-3.3V	0-3.3V	
		PC(0:7)	1/0	0-3.3V	0-3.3V	
		PZ(0:3)	1	0-3.3V	0-3.3V	
		CSBASE,	ı	0-3.3V	0-3.3V	
		CSPORTZ				
	DMA INTERFACE	DACKEN	1	0-3.3V	0-3.3V	
		MXCTL(0:2)		0-3.3V	0-3.3V	
		DRQIN	0	0-3.3V	0-3.3V	
	MISCELLANEOUS	LOWMEG	1	0-3.3V	0-3.3V	
		FULLPDN	t	0-3.3V	0-3.3V	
	POWER	VDD3	NA	3.3V		
		VDD5	NA	5V	0V ⁸	
		VccAT	NA	3.3V/5V ¹	3.0V/3.3V/5V ⁹	

TABLE D-2. I/O REQUIREMENTS DATA BUFFER MODE (CONTINUED)

⁸ If necessary, the system can be designed so that the 5V power net drops to ~3.0V during suspend instead of 0V. See note 1.

⁹ If necessary for systems where this pin is connected to 5V, the system can be designed so that the 5V power net drops to ~3.0V during suspend instead of to 0V. See note 1.

WESTERN DIGITAL CORP

54E D 9718228 0015782 604 WDC

E.0 SUSPEND/RESUME LOGIC SCHEMATICS

T-52-38

The following three diagrams illustrate the suspend/resume logic.

