

Features


dzsc.com

- Operating voltage 2.7V to 5.5V
- Operating frequency to 2.0 GHz on PLL1 and 1.1 GHz on PLL2 with prescaler ratios of 64/65 and 128/129
- Lock detect feature
- Power-down mode I_{CC} < 1 µA typical at 3.0V
- Serial data input accepts data clock rates as low as 1 kHz
- Low power/voltage operation with low current standby mode
- On-chip reference oscillator

Available in a 20-pin TSSOP (Thin Shrink Small Outline Package)

Applications

The Cypress WB1356 is a dual serial input PLL frequency synthesizer designed for high performance dual conversion TV, VCR, and Set-top tuner sections, as well as downstream receivers for cable modems. The WB1356 is also well suited for high-volume, low-cost wireless communications applications. One 2.0-GHz and 1.1-GHz prescaler, each with pulse swallow capability are included. The device operates from 2.7V and dissipates only 33 mW.








Figure 1. Application Diagram Example - WB1356 2.0-/1.1-GHz Hi/Hi Dual PLL



Pin Definitions

Pin Name	Pin No.	Pin Type	Pin Description
V _{CC} 1	1	Р	Power Supply Connection for PLL1 and PLL2: When power is removed from both the $V_{CC}1$ and $V_{CC}2$ pins, all latched data is lost.
V _P 1	2	Р	PLL1 Charge Pump Rail Voltage: This voltage accommodates VCO circuits with tuning voltages higher than the V_{CC} of PLL1.
D _O PLL1	3	0	PLL1 Charge Pump Output: The phase detector gain is $I_P/2\pi$. Sense polarity can be reversed by setting the FC bit in software (via the Shift Register).
GND	4	G	Analog and Digital Ground Connection: This pin must be grounded.
F _{IN} 1	5	I	Input to PLL1 Prescaler: Maximum frequency 2.0 GHz.
F _{IN} 1#	6	I	Complementary Input to PLL1 Prescaler: A bypass capacitor should be placed as close as possible to this pin and must be connected directly to the ground plane.
GND	7	G	Analog and Digital Ground Connection: This pin must be grounded.
OSC_IN	8	I	Oscillator Input: This input has a $V_{CC}/2$ threshold and CMOS logic level sensitivity.
OSC_OUT	9	0	Oscillator Output
F _O /LD	10	0	Lock Detect Pin: This output is HIGH when the loop is locked. It is multiplexed to the output of the programmable counters or reference dividers in the test program mode. (Refer to <i>Table 3</i> for configuration.)
CLOCK	11	I	Data Clock Input: On the rising edge, one bit of data is loaded into the Shift Register.
DATA	12	I	Serial Data Input
LE	13	I	Load Enable: On the rising edge of this signal, the data stored in the Shift Register is latched into the counters and configuration controls, PLL1 or PLL2 depending on the control bit states.
GND	14	G	Analog and Digital Ground Connection: This pin must be grounded.
F _{IN} 2#	15	I	Complementary Input to PLL2 Prescaler: A bypass capacitor should be placed as close as possible to this pin and must be connected directly to the ground plane.
F _{IN} 2	16	I	Input to PLL2 Prescaler: Maximum frequency 1.1 GHz.
GND	17	G	Analog and Digital Ground Connections: This pin must be grounded.
D _O PLL2	18	0	PLL2 Charge Pump Output: The phase detector gain is $I_P/2\pi$. Sense polarity can be reversed by setting the FC bit in software (via the Shift Register).
V _P 2	19	Р	PLL2 Charge Pump Rail Voltage: This voltage accommodates VCO circuits with tuning voltages higher than the V_{CC} of PLL2.
V _{CC} 2	20	Р	Power Supply Connections for PLL1 and PLL2: When power is removed from both the $V_{CC}1$ and $V_{CC}2$ pins, all latched data is lost.



Absolute Maximum Ratings

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Parameter	Description	Rating	Unit
V _{CC} or V _P	Power Supply Voltage	-0.5 to +6.5	V
V _{OUT}	Output Voltage	–0.5 to V _{CC} +0.5	V
I _{OUT}	Output Current	±15	mA
TL	Lead Temperature	+260	°C
T _{STG}	Storage Temperature	–55 to +150	°C

Handling Precautions

Devices should be transported and stored in antistatic containers.

These devices are static sensitive. Ensure that equipment and personnel contacting the devices are properly grounded.

Cover workbenches with grounded conductive mats.

Always turn off power before adding or removing devices from system.


Protect leads with a conductive sheet when handling or transporting PC boards with devices.

If devices are removed from the moisture protective bags for more than 36 hours, they should be baked at 85°C in a moisture free environment for 24 hours prior to assembly in less than 24 hours.

Recommended Operating Conditions

Parameter	Description	Test Condition	Rating	Unit
V _{CC1} , V _{CC2}	Power Supply Voltage		2.7 to 5.5	V
V _P	Charge Pump Voltage		V _{CC} to +5.5	V
T _A	Operating Temperature	Ambient air at 0 CFM flow	-40 to +85	°C

WB1356



Parameter	Description	Test Condition	Pin	Min.	Тур.	Max.	Unit
I _{CC}	Power Supply Current PLL1 + PLL2		V _{CC} 1, V _{CC} 2		12		mA
I _{PD}	Power-down Current	Power-down, $V_{CC} = 3.0V$	V _{CC} 1, V _{CC} 2		1	25	μA
F _{IN} 1	Operating Frequency	PLL1	F _{IN} 1	100		2000	MHz
F _{IN} 2		PLL2	F _{IN} 2	100		1100	MHz
F _{OSC}	Oscillator Input Frequency	with OSC_OUT loaded	OSC_IN	2		25	MHz
		with OSC_OUT unloaded		2		40	MHz
Fφ	Maximum Phase Detector Frequency			10			MHz
V _{IN}	Input Sensitivity	$V_{CC} = 3.0V$	F _{IN} 1 and	-15		4	dBm
		$V_{CC} = 5.0 V$	F _{IN} 2	-10		4	dBm
V _{OSC}	Oscillator Input Sensitivity		OSC_IN	0.5			V _{P-P}
I _{IH} , I _{IL}	Oscillator Input Current			-100		100	μA
V _{IH}	High Level Input Voltage		DATA,	V _{CC} * 0.8			V
V _{IL}	Low Level Input Voltage		CLOCK, LE			V _{CC} * 0.2	V
I _{IH,} I _{IL}	High/Low Level Input Current			-10	0.5	10	μA
V _{OH}	High level Output Voltage	V _I = 1 mA	F _O /LD	V _{CC} * 0.8			V
V _{OL}	Low Level Output Voltage					V _{CC} * 0.2	V
ID _{OH(SO)}	ID _O High, Source Current	$D_O = V_P/2$	D _O PLL1		-4.4		mA
ID _{OL(SO)}	ID _O Low, Source Current		D _O PLL2		-1.2		mA
ID _{OH(SI)}	ID _O High, Sink Current				4.4		mA
ID _{OL(SI)}	ID _O Low, Sink Current				1.2		mA
ΔID _O	ID _O Charge Pump Sink and Source Mismatch				3		%
ID _O vs T	Charge Pump Current Variation vs. Temperature	$-40^{\circ}C < T < 85^{\circ}C V_{DO} = V_{P}/2^{[1]}$]		5		%
I _{OFF}	High-Impedance Leakage Current	Loop locked, between reference spikes			±2.5		nA

Electrical Characteristics: $V_{CC} = V_P = 5V$, $T_A = -40$ °C to +85 °C, Unless otherwise specified


Notes:

1. ID_Ovs T; Charge pump current variation vs. temperature. [IID_{O(SI)@T}I - IID_{O(SI)@25°} cI]/IID_{O(SI)@25°}cI * 100% and [IID_{O(SO)@T}I - IID_{O(SO)@25°}c]/IID_{O(SO)@25°}cI * 100%.



Timing Waveforms





Ц

Three-state


1

ID_O

: :



Timing Waveforms (continued) Serial Data Input Timing Waveform^[2, 3, 4, 5]



Serial Data Input

Data is input serially using the DATA, CLOCK, and LE pins. Two control bits direct data into the locations given in Table 1.

Table 1. Control Configuration

CNT1	CNT2	Function
0	0	Program Reference 2 : R = 3 to 32767, set PLL2 (low frequency) phase detector polarity, set current in PLL2, set PLL2 three-state, set monitor selector to PLL2.
0	1	Program Reference 1: R = 3 to 32767, set PLL1 (high frequency) phase detector polarity, set current in PLL1, set PLL1 three-state, set monitor selector to PLL1.
1	0	Program Counter for PLL2: A = 0 to 127, B = 3 to 2047, set PLL2 prescaler ratio, set power-down to PLL2.
1	1	Program Counter for PLL1: A = 0 to 127, B = 3 to 2047, set PLL1 prescaler ratio, set power-down to PLL1.

Notes:

t1–t5 = 50 μ s > t > 0.5 μ s CLOCK may remain HIGH after latching in data. DATA is shifted in with the MSB first. For DATA definitions, refer to *Table 2*.

2. 3. 4. 5.



Table 2. Shift Register Configuration^[6]

Table			5		3																
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
Refer	ence C	Coun	ter an	d Cor	nfigur	ation	Bits														
CNT1	CNT2	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15	FC	IDO	TS	LD	FO
Progr	rogrammable Counter bits																				
CNT1	CNT2	A1	A2	A3	A4	A5	A6	A7	B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	PRE	PD
								_					_	_					_		
Bit(s)	Name		Funct	tion																	
CNT1	, CNT2	2	Cont	rol Bit	ts: Dir	ects p	rogra	mminę	g data	to PL	.L1 (hi	igh fre	quenc	cy) or	PLL2	(low fr	eque	ncy).			
R1–R	15		<i>Control Bits:</i> Directs programming data to PLL1 (high frequency) or PLL2 (low frequency). <i>Reference Counter Setting Bits:</i> 15 bits, R = 3 to 32767. ^[7]																		
FC			Phas	e Sen	se of	the P	hase	Detec	ctor: S	Set to	match	the V	′CO p	olarity	, H = ·	+ (Pos	itive \	/CO tı	ansfe	r func	tion).
ID _O			Char	ge Pu	mp S	etting	Bit:	D _O HI	GH =	4.4 m	A, ID	D LOV	/ = 1.′	1 mA.							
TS			Three	e-state	e Bit:	Three	-state	s the	D _O ou	itput fo	or PLL	2 and	PLL1	wher	n HIGI	Η.					
LD				Deteo d. Who							urce p	oin 10.	Pin 1	0 is H	IGH v	vith na	arrow	low ex	cursio	ons wł	nen
F _O			Frequ	uency	Out:	This bi	it can l	be set	to rea	dout	refere	nce or	progr	amma	ıble di	videra	at the l	_D pin	for tes	stpurp	oses.
PRE			Preso	caler:	Presc	aler d	ivide b	oit, for	PLL1	and I	PLL2	(LOW	= 64/6	65, HI	GH =	128/1	29).				
PD			Powe is disa disabl in the	abled, led an	force: d the (s three DSC ir	e-state	e at D	o outp	outs a	nd pha	ase co	mpara	ators a	are dis	sabled	l. The	refere	ence c	ounte	ris
A1–A	7		Swallow Counter Divide Ratio: A = 0 to 127.																		
B1–B	11		Prog	ramm	able (Count	er Div	∕ide F	Ratio:	B = 3	to 204	17. ^[7]									

Table 3. F_O/LD Pin Truth Table

FO (E	Bit 22)	LD (I	Bit 21)	
PLL1	PLL2	PLL1	PLL2	F _O /LD Pin Output State
0	0	0	0	Disable
0	0	0	1	PLL2 Lock Detect
0	0	1	0	PLL1 Lock Detect
0	0	1	1	PLL1/PLL2 Lock Detect
0	1	Х	0	PLL2 Reference Divider Output
1	0	Х	0	PLL1 Reference Divider Output
0	1	Х	1	PLL2 Programmable Divider Output
1	0	Х	1	PLL1 Programmable Divider Output
1	1	0	1	PLL2 Counter Reset
1	1	1	0	PLL1 Counter Reset
1	1	1	1	PLL1/PLL2 Counter Reset

Notes:

6. The MSB is loaded in first.
 7. Low count ratios may violate frequency limits of the phase detector.



Table 4. 7-Bit Swallow Counter (A) Truth Table^[8]

Divide Ratio A	A7	A6	A5	A4	A3	A2	A1
PLL1 (High Frequ	ency)		I			L	I
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
:::	:::	:::	:::	:::	:::	:::	
126	1	1	1	1	1	1	0
127	1	1	1	1	1	1	1
PLL2 (Low Freque	ency)		•				
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
:::	:::	:::	:::	:::	:::	:::	
126	1	1	1	1	1	1	0
127	1	1	1	1	1	1	1

Table 5. 11-Bit Programmable Counter (B) Truth Table^[9]

Divide Ratio B	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
:::		:::	:::	:::	:::	:::	:::	:::	:::	:::	:::
2046	1	1	1	1	1	1	1	1	1	1	0
2047	1	1	1	1	1	1	1	1	1	1	1

Table 6. 15-Bit Programmable Reference Counter (for PLL1 and PLL2) Truth Table^[9]

Divide Ratio R	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::	:::
32766	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Ordering Information^[10]

Ordering Code	Package Name	Package Type	TR
WB1356	Х	20-pin TSSOP (0.173" wide)	Tape and Reel Option

Notes:

8. 9.

B is greater than or equal to A. Divide ratio less than 3 is prohibited. The divide ratio can be calculated using the following equation:

fvco = {(P * B) + A} * fosc / R where (A \leq B)

fvco: Output frequency of the external VCO.

fosc: The crystal reference oscillator frequency.

A: Preset divide ratio of the 7-bit swallow counter (0 to 127).

B: Preset ratio of the 11-bit programmable counter (3 to 2047).

P: Preset divide ratio of the dual modulus prescaler (64/65 or 128/129).

R: Preset ratio of the 15-bit programmable reference counter (3 to 32767).


The divide ratio N = (P * B) + A.

10. Operating temperature range: -40°C to +85°C.





Package Diagram



с c1 D E e H

6.25 0.50

- 0.127

 SEE VARIATIONS

 4.30
 4.40

 0.65 BSC

6.40

SEE VARIATIONS 0° 4°

20" clear antistatic tubes, 76 units/tube

JEDEC Outline MO-153

6 THIS TABLE IN INCHES

S		COMMO	N		NOTE		4		6
MB	DI	MENSIO	NS	No	VARI-		D		N
2	MIN.	NOM.	MAX.	ΤE	ATIONS	MIN.	NOM.	MAX.	
A			.0433		AA	.114	.118	.122	8
A ₁	.002	.004	.006		AB	.193	.197	.201	14
A ₂	.0335	.0354	.0374		AC	.193	.197	.201	16
b	.0075	-	.0118	8	AD	.252	.256	.260	20
b1	.0075	.0087	.0098		AE	.303	.307	.311	24
С	.0035	-	.0079		AF	.378	.382	.386	28
c1	.0035	.0050	.0053						
D	SEE	VARIATION	IS	4					
E	.169	.173	.177	4					
е		.0256 BSC							
Н	.246	.252	.256						
L	.020	.024	.028	5					
N	SEE	VARIATION	IS	6					
æ	0°	4°	8°						

٨

4

5

4.50

6.50 0.70

8°

VARIATION AF IS DESIGNED BUT NOT TOOLED

© Cypress Semiconductor Corporation, 2000. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it conve under patent or other rights. Cypress Semiconduct