捷多邦,专业PCB打样工厂,24小时加**SNF4CBTLV3384** LOW-VOLTAGE 10-BIT FET BUS SWITCH

SCDS059G - MARCH 1998 - REVISED JUNE 2004

- 5-Ω Switch Connection Between Two Ports
- Rail-to-Rail Switching on Data I/O Ports
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

description/ordering information

The SN74CBTLV3384 provides ten bits of high-speed bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as dual 5-bit bus switches with separate output-enable (\overline{OE}) inputs. It can be

used as two 5-bit bus switches or one 10-bit bus switch. When OE is low, the associated 5-bit bus switch is on, and A port is connected to B port. When OE is high, the switch is open, and the high-impedance state exists between the two ports.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, \overline{OE} shall be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

DBQ, DGV, DW, OR PW PACKAGE (TOP VIEW)

	- 1		П		1
10E	q	1	\cup	24	Vcc
1B1		2		23	2B5
1A1		3		22	2A5
1A2		4		21	2A4
1B2	4	5		20	2B4
1B3		6		19	2B3
1A3	q	7		18	2A3
1A4	q	8		17] 2A2
1B4	4	9		16	2B2
1B5	4	10		15	2B1
1A5	q	11		14	2A1
GND	9	12		13	20E

ORDERING INFORMATION

_	277	a_	ORDERABLE	TOP-SIDE	
TA	PACK	AGET	PART NUMBER	MARKING	
	QSOP - DBQ	Tape and reel	SN74CBTLV3384DBQR	CBTLV3384	
_40°C to 85°C	OOLO PIW	Tube	SN74CBTLV3384DW	ODTI \ /0004	
	SOIC - DW	Tape and reel	SN74CBTLV3384DWR	CBTLV3384	
	TSSOP - PW	Tape and reel	SN74CBTLV3384PWR	CL384	
	TVSOP - DGV	Tape and reel	SN74CBTLV3384DGVR	CL384	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each 5-bit bus switch)

- 1	NPUTS	INF	INPUTS/OUTPUTS			
10	E 20	Ē 1B1-	-1B5	2B1-2B5		
- 1	L	1A1-	-1A5	2A1-2A5		
L	Н	1A1-	-1A5	Z		
Н	L	2	Z	2A1-2A5		
Н	Н	2	<u> </u>	Z		


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SN74CBTLV3384 LOW-VOLTAGE 10-BIT FET BUS SWITCH

SCDS059G - MARCH 1998 - REVISED JUNE 2004

logic diagram (positive logic)



simplified schematic, each FET switch



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		. −0.5 V to 4.6 V
Input clamp current, I_{IK} ($V_{I/O} < 0$)		–50 mA
Package thermal impedance, θ _{JA} (see Note 2):		
,	DGV package	
	DW package	46°C/W
	PW package	88°C/W
Storage temperature range, T _{stg}		-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



SN74CBTLV3384 LOW-VOLTAGE 10-BIT FET BUS SWITCH

SCDS059G - MARCH 1998 - REVISED JUNE 2004

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT	
VCC	Supply voltage	2.3	3.6	V	
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	1.7		
VIH	High-level control input voltage VCC = 2.7 V to 3.6 V	2		V	
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$V_{CC} = 2.3 \text{ V}$ to 2.7 V		0.7	.,	
VIL	Low-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V	
TA	Operating free-air temperature	-40	85	°C	

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT	
VIK		V _{CC} = 3 V,	$I_{I} = -18 \text{ mA}$				-1.2	V
II		V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND				±1	μΑ
l _{off}		$V_{CC} = 0$,	V_{I} or $V_{O} = 0$ to 3.6 \	/			10	μΑ
Icc		$V_{CC} = 3.6 \text{ V},$	I _O = 0,	$V_I = V_{CC}$ or GND			10	μΑ
∆lcc [‡]	Control inputs	V _{CC} = 3.6 V,	One input at 3 V,	Other inputs at V _{CC} or GND			300	μΑ
Ci	Control inputs	V _I = 3 V or 0				4.5		pF
C _{io(OFI}	F)	$V_0 = 3 \text{ V or } 0,$	OE = VCC			10		pF
			., .	I _I = 64 mA		5	8	
	$V_{CC} = 2.3$		2.3 V, V _I = 0	I _I = 24 mA		5	8	
r _{on} §		1111 dt vCC = 2.0 v	V _I = 1.7 V,	I _I = 15 mA		27	40	Ω
lona		VCC = 3 V	V _I = 0	I _I = 64 mA		5	7	52
				I _I = 24 mA		5	7	
			V _I = 2.4 V,	I _I = 15 mA		10	15	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(001701)	MIN	MAX	MIN	MAX	
t _{pd} ¶	A or B	B or A		0.15		0.25	ns
t _{en}	ŌĒ	A or B	1	5	1	4.3	ns
^t dis	ŌĒ	A or B	1	5.5	1	5.5	ns


The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



[‡] This is the increase in supply current for each input that is at the specified voltage level, rather than V_{CC} or GND.


[§] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


PARAMETER MEASUREMENT INFORMATION





TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2×V _{CC}
^t PHZ ^{/t} PZH	GND

VCC	CL	RL	$v_{\scriptscriptstyle\Delta}$
2.5 V ±0.2 V	30 pF	500 Ω	0.15 V
3.3 V \pm 0.3 V	50 pF	500 Ω	0.3 V









VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50~\Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins – MO-194



DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



DBQ (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-137.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265