

**MAXIMUM RATINGS (TA=25°C)**

Drain-Source Voltage	V _{DS}	60	V
Drain-Gate Voltage	V _{DG}	60	V
Gate-Source Voltage	V _{GS}	40	V
Continuous Drain Current	I _D	280	mA
Continuous Source Current (Body Diode)	I _S	280	mA
Maximum Pulsed Drain Current	I _{DM}	1.5	A
Maximum Pulsed Source Current	I _{SM}	1.5	A
Power Dissipation	P _D	350	mW (Note 1)
Power Dissipation	P _D	300	mW (Note 2)
Power Dissipation	P _D	150	mW (Note 3)
Operating and Storage	T _J , T _{stg}	-65 to +150	°C
Junction Temperature	θ _{JA}	357	°C/W
Thermal Resistance			

ELECTRICAL CHARACTERISTICS PER TRANSISTOR (TA=25°C unless otherwise noted)

SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
I _{GSSF}	V _{GS} =20V, V _{DS} =0V		100	nA
I _{GSSR}	V _{GS} =20V, V _{DS} =0V		100	nA
I _{DSS}	V _{DS} =60V, V _{GS} =0V		1.0	μA
I _{DSS}	V _{DS} =60V, V _{GS} =0V, T _j =125°C		500	μA
I _{D(ON)}	V _{GS} =10V, V _{DS} ≥ 2V _{DS(ON)}	500		mA
BV _{DSS}	V _{GS} =0V, I _D =10μA	60		V
V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1.0	2.5	V
V _{DS(ON)}	V _{GS} =10V, I _D =500mA		1.0	V
V _{DS(ON)}	V _{GS} =5.0V, I _D =50mA		0.15	V
r _{DS(ON)}	V _{GS} =10V, I _D =500mA		2.0	Ω
r _{DS(ON)}	V _{GS} =10V, I _D =500mA, T _j =125°C		3.5	Ω
r _{DS(ON)}	V _{GS} =5.0V, I _D =50mA		3.0	Ω
r _{DS(ON)}	V _{GS} =5.0V, I _D =50mA, T _j =125°C		5.0	Ω
g _{FS}	V _{DS} ≥ 2V _{DS(ON)} , I _D =200mA	80		mmhos

Notes: (1) Ceramic or aluminum core PC Board with copper mounting pad area of 4.0 mm²

(2) FR-4 Epoxy PC Board with copper mounting pad area of 4.0 mm²

(3) FR-4 Epoxy PC Board with copper mounting pad area of 1.4 mm²

DESCRIPTION:

The CENTRAL SEMICONDUCTOR CMLDM7002A and CMLDM7002AJ are special dual versions of the 2N7002 Enhancement-mode N-Channel Field Effect Transistor, manufactured by the N-Channel DMOS Process, designed for high speed pulsed amplifier and driver applications. The CMLDM7002A utilizes the USA pinout configuration, while the CMLDM7002AJ utilizes the Japanese pinout configuration. These special Dual Transistor devices offer low r_{DS(ON)} and low V_{DS} (ON).

MARKING CODE: CMLDM7002A: L02
CMLDM7002AJ: 02J

CentralTM
Semiconductor Corp.


CMLDM7002A
CMLDM7002AJ

SURFACE MOUNT PICOMini™
DUAL N-CHANNEL
ENHANCEMENT-MODE
SILICON MOSFET


ELECTRICAL CHARACTERISTICS PER TRANSISTOR - Continued ($T_A=25^\circ\text{C}$ unless otherwise noted)

SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
C_{rss}	$V_{DS}=25\text{V}$, $V_{GS}=0$, $f=1.0\text{MHz}$	5.0		pF
C_{iss}	$V_{DS}=25\text{V}$, $V_{GS}=0$, $f=1.0\text{MHz}$	50		pF
C_{oss}	$V_{DS}=25\text{V}$, $V_{GS}=0$, $f=1.0\text{MHz}$	25		pF
t_{on}	$V_{DD}=30\text{V}$, $V_{GS}=10\text{V}$, $I_D=200\text{mA}$,	20		ns
t_{off}	$R_G=25\Omega$, $R_L=150\Omega$	20		ns
V_{SD}	$V_{GS}=0\text{V}$, $I_S=400\text{mA}$	1.2		V

SOT-563 CASE - MECHANICAL OUTLINE



CMLDM7002A (USA Pinout)




LEAD CODE:

- 1) GATE Q1
- 2) SOURCE Q1
- 3) DRAIN Q2
- 4) GATE Q2
- 5) SOURCE Q2
- 6) DRAIN Q1

MARKING CODE: L02

CMLDM7002AJ (Japanese Pinout)



LEAD CODE:

- 1) SOURCE Q1
- 2) GATE Q1
- 3) DRAIN Q2
- 4) SOURCE Q2
- 5) GATE Q2
- 6) DRAIN Q1

MARKING CODE: 02J