## － $4.5-\mathrm{V}$ to $5.5-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ Operation <br> －Inputs Accept Voltages to 5.5 V <br> －Max $t_{p d}$ of 9.5 ns at 5 V <br> －Inputs Are TTL－Voltage Compatible <br> description／ordering information

These 8 －bit latches feature 3 －state outputs designed specifically for driving highly capacitive or relatively low－impedance loads．The devices are particularly suitable for implementing buffer registers，I／O ports，bidirectional bus drivers，and working registers．
The eight latches are D－type transparent latches． When the latch－enable（LE）input is high，the Q outputs follow the data（D）inputs．When LE is taken low，the Q outputs are latched at the logic levels set up at the Dinputs．
A buffered output－enable（ $\overline{\mathrm{OE}}$ ）input can be used to place the eight outputs in either a normal logic state（high or low logic levels）or the high－impedance state．In the high－impedance state，the outputs neither load nor drive the bus lines significantly．The high－impedance state and increased drive provide the capability to drive bus lines in a bus－organized system without need for interface or pullup components．
SN54ACT573 ．．J OR W PACKAGE
SN74ACT573 ．．．DB，DW，N，NS，OR PW PACKAGE
（TOP VIEW）

SN54ACT573 ．．．FK PACKAGE
（TOP VIEW）

$\overline{\mathrm{OE}}$ does not affect the internal operations of the latches．Old data can be retained or new data can be entered while the outputs are in the high－impedance state．

To ensure the high－impedance state during power up or power down，$\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{Cc}}$ through a pullup resistor；the minimum value of the resistor is determined by the current－sinking capability of the driver．

ORDERING INFORMATION

| TA | PACKAGE $\dagger$ |  | ORDERABLE PART NUMBER | TOP－SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | PDIP－N | Tube | SN74ACT573N | SN74ACT573N |
|  | SOIC－DW | Tube | SN74ACT573DW | ACT573 |
|  |  | Tape and reel | SN74ACT573DWR |  |
|  | SOP－NS | Tape and reel | SN74ACT573NSR | ACT573 |
|  | SSOP－DB | Tape and reel | SN74ACT573DBR | AD573 |
|  | TSSOP－PW | Tape and reel | SN74ACT573PWR | AD573 |
| $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | CDIP－J | Tube | SNJ54ACT573J | SNJ54ACT573J |
|  | CFP－W | Tube | SNJ54ACT573W | SNJ54ACT573W |
|  | LCCC－FK | Tube | SNJ54ACT573FK | SNJ54ACT573FK |

$\dagger$ Package drawings，standard packing quantities，thermal data，symbolization，and PCB design guidelines are available at www．ti．com／sc／package．

[^0]$c$

| FUNCTION TABLE |
| :---: |
| (each latch) |


| INPUTS |  |  |  |
| :---: | :---: | :---: | :---: |
| $\overline{\text { OE }}$ | OUTPUT | D | Q |
| L | $H$ | $H$ | H |
| L | H | L | L |
| L | L | X | $Q_{0}$ |
| H | X | X | Z |

## logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$







Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 2): DB package ..................................... $70^{\circ} \mathrm{C} / \mathrm{W}$
DW package ....................................... $58^{\circ} \mathrm{C} / \mathrm{W}$
N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $69^{\circ} \mathrm{C} / \mathrm{W}$
NS package ......................................... $60^{\circ} \mathrm{C} / \mathrm{W}$
PW package ........................................ $83^{\circ} \mathrm{C} / \mathrm{W}$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.

SN54ACT573, SN74ACT573 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
recommended operating conditions (see Note 3)

|  |  | SN54ACT573 |  | SN74ACT573 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  | 2 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  | 0.8 |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input voltage | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| ${ }^{\text {IOH }}$ | High-level output current |  | -24 |  | -24 | mA |
| IOL | Low-level output current |  | 24 |  | 24 | mA |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 8 |  | 8 | ns/V |
| TA | Operating free-air temperature | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 3: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms .
$\ddagger$ This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$.
timing requirements over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

switching characteristics over recommended operating free-air temperature range,
$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54ACT573 |  | SN74ACT573 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| tPLH | D | Q | 2.5 | 6 | 10.5 | 1.5 | 13.5 | 2 | 12 | ns |
| tphL |  |  | 2.5 | 6 | 10.5 | 1.5 | 13.5 | 2 | 12 |  |
| tPLH | LE | Q | 3 | 6 | 10.5 | 1.5 | 13 | 2.5 | 12 | ns |
| tphL |  |  | 2.5 | 5.5 | 9.5 | 1.5 | 12 | 2 | 10.5 |  |
| tPZH | OE | Q | 2 | 5.5 | 10 | 1.5 | 11.5 | 1.5 | 11 | ns |
| tPZL |  |  | 1.5 | 5.5 | 9.5 | 1.5 | 11 | 1.5 | 10.5 |  |
| tPHZ | $\overline{O E}$ | Q | 2.5 | 6.5 | 11 | 1.5 | 13.5 | 1.5 | 12.5 | ns |
| tpLZ |  |  | 1.5 | 5 | 8.5 | 1.5 | 10.5 | 1 | 9.5 |  |

operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS | TYP | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}} \quad$ Power dissipation capacitance | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=1 \mathrm{MHz}$ | 25 | pF |

## PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{PLH}} / \mathrm{t}_{\mathrm{PHL}}$ | Open |
| $\mathrm{t}^{\mathbf{P} L Z} / \mathrm{t}_{\mathrm{PZL}}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | Open |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PACKAGE OPTION ADDENDUM

PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing |  | Package Qty | $\text { Eco Plan }{ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5962-87664012A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| 5962-8766401RA | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| 5962-8766401SA | ACTIVE | CFP | W | 20 | 1 | TBD | A42 | N/ A for Pkg Type |
| SN74ACT573DBLE | OBSOLETE | SSOP | DB | 20 |  | TBD | Call TI | Call TI |
| SN74ACT573DBR | ACTIVE | SSOP | DB | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ACT573DBRE4 | ACTIVE | SSOP | DB | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ACT573DW | ACTIVE | SOIC | DW | 20 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ACT573DWG4 | ACTIVE | SOIC | DW | 20 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ACT573DWR | ACTIVE | SOIC | DW | 20 | 2000 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ACT573DWRG4 | ACTIVE | SOIC | DW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ACT573N | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| SN74ACT573NE4 | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| SN74ACT573NSR | ACTIVE | SO | NS | 20 | 2000 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ACT573NSRE4 | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ACT573PW | ACTIVE | TSSOP | PW | 20 | 70 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ACT573PWE4 | ACTIVE | TSSOP | PW | 20 | 70 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ACT573PWLE | OBSOLETE | TSSOP | PW | 20 |  | TBD | Call TI | Call TI |
| SN74ACT573PWR | ACTIVE | TSSOP | PW | 20 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ACT573PWRE4 | ACTIVE | TSSOP | PW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SNJ54ACT573FK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| SNJ54ACT573J | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| SNJ54ACT573W | ACTIVE | CFP | W | 20 | 1 | TBD | A42 | N/ A for Pkg Type |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[^1]PACKAGE OPTION ADDENDUM
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J ( $\mathrm{R}-\mathrm{GDIP}-\mathrm{T} * *$ )
CERAMIC DUAL IN-LINE PACKAGE
14 LEADS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package is hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)
CERAMIC DUAL FLATPACK


4040180-4/D 07/03
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only.
E. Falls within Mil-Std 1835 GDFP2-F20

FK (S-CQCC-N**)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

C Falls within JEDEC MS-001, except 18 and 20 pin minimum body length ( $\operatorname{Dim} A$ ).
(D) The 20 pin end lead shoulder width is a vendor option, either half or full width.

DW (R-PDSO-G20)
PLASTIC SMALL-OUTLINE PACKAGE


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013 variation AC.

## MECHANICAL DATA

NS (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14-PINS SHOWN


| DIM PINS ** | 14 | 16 | 20 | 24 |
| :---: | :---: | :---: | :---: | :---: |
| A MAX | 10,50 | 10,50 | 12,90 | 15,30 |
| A MIN | 9,90 | 9,90 | 12,30 | 14,70 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 .

DB (R-PDSO-G**)
28 PINS SHOWN


| DIM PINS ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{2 8}$ | $\mathbf{3 0}$ | $\mathbf{3 8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 6,50 | 6,50 | 7,50 | 8,50 | 10,50 | 10,50 | 12,90 |
| A MIN | 5,90 | 5,90 | 6,90 | 7,90 | 9,90 | 9,90 | 12,30 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15 .
D. Falls within JEDEC MO-150


| PIM PINS $^{* *}$ | $\mathbf{8}$ | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{2 8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 3,10 | 5,10 | 5,10 | 6,60 | 7,90 | 9,80 |
| A MIN | 2,90 | 4,90 | 4,90 | 6,40 | 7,70 | 9,60 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15 .
D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

| Amplifiers | amplifier.ti.com |
| :--- | :--- |
| Data Converters | dataconverter.ti.com |
| DSP | dsp.ti.com |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |
| Low Power Wireless | www.ti.com/lpw |

Applications

| Audio | www.ti.com/audio |
| :--- | :--- |
| Automotive | www.ti.com/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Military | www.ti.com/military |
| Optical Networking | www.ti.com/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video \& Imaging | www.ti.com/video |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265


[^0]:    Please be aware that an important notice concerning availability，standard warranty，and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet．

[^1]:    ${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
    TBD: The Pb-Free/Green conversion plan has not been defined.
    Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered

