

April 2006

ADC12130/ADC12132/ADC12138 Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold

General Description

NOTE: All versions of the ADC12132 are obsolete and shown here for reference only.

The ADC12130, ADC12132 and ADC12138 are 12-bit plus sign successive approximation A/D converters with serial I/O and configurable input multiplexer. The ADC12132 and ADC12138 have a 2 and an 8 channel multiplexer, respectively. The differential multiplexer outputs and A/D inputs are available on the MUXOUT1, MUXOUT2, A/DIN1 and A/DIN2 pins. The ADC12130 has a two channel multiplexer with the multiplexer outputs and A/D inputs and A/D inputs are available on the MUXOUT1, MUXOUT2, A/DIN1 and A/DIN2 pins. The ADC12130 has a two channel multiplexer with the multiplexer outputs and A/D inputs internally connected. The ADC12130 family is tested and specified with a 5 MHz clock. On request, these A/Ds go through a self calibration process that adjusts linearity, zero and full-scale errors to typically less than ± 1 LSB each.

The analog inputs can be configured to operate in various combinations of single-ended, differential, or pseudodifferential modes. A fully differential unipolar analog input range (0V to +5V) can be accommodated with a single +5V supply. In the differential modes, valid outputs are obtained even when the negative inputs are greater than the positive because of the 12-bit plus sign output data format.

The ADC12132 is obsolete and described in this document for reference only.

The serial I/O is configured to comply with NSC MICROW-IRE™. For voltage references, see the LM4040, LM4050 or LM4041.

Features

- Serial I/O (MICROWIRE, SPI and QSPI Compatible)
- Power down mode
- Programmable acquisition time
- Variable digital output word length and format
- No zero or full scale adjustment required
- OV to 5V analog input range with single 5V power supply

Key Specifications


Resolution 12-bit plus sign 12-Bit plus sign conversion time 8.8 µs (max) 12-Bit plus sign throughput time 14 µs (max) Integral Linearity Error ±2 LSB (max) 3.3V or 5V ±10% Single Supply Power Consumption +3.3V 15 mW (max) +3.3V power down 40 µW (typ) 33 mW (max) +5V +5V power down 100 µW (typ)

Applications


- Pen-based computers
- Digitizers
- Global positioning systems







Connection Diagrams (Continued)



Ordering Information

Industrial Temperature Range $-40^{\circ}C \le T_A \le +85^{\circ}C$	NS Package Number
ADC12130CIN	N16E, Dual-In-Line
ADC12130CIWM	M16B, Wide Body SO
ADC12130CIWMX	M16B, Wide Body SO - Tape & Reel
ADC12132CIMSA *	MSA20, SSOP
ADC12132CIMSAX *	MSA20, SSOP - Tape & Reel
ADC12138CIN	N28B, Dual-In-Line
ADC12138CIWM	M28B
ADC12138CIWMX	M28B - Tape & Reel
ADC12138CIMSA	MSA28, SSOP
ADC12138CIMSA	MSA28, SSOP - Tape & Reel

* The ADC12132 is obsolete and shown in this document for reference only.

Pin Descriptions

- CCLK The clock applied to this input controls the successive approximation conversion time interval and the acquisition time. The rise and fall times of the clock edges should not exceed 1 µs.
- SCLK This is the serial data clock input. The clock applied to this input controls the rate at which the serial data exchange occurs. The rising edge loads the information at the DI pin into the multiplexer address and mode select shift register. This address controls which channel of the analog input multiplexer (MUX) is selected

and the mode of operation for the A/D. With \overline{CS} low, the falling edge of SCLK shifts the data resulting from the previous ADC conversion out on DO, with the exception of the first bit of data. When \overline{CS} is low continuously, the first bit of the data is clocked out on the rising edge of EOC (end of conversion). When \overline{CS} is toggled, the falling edge of \overline{CS} always clocks out the first bit of data. \overline{CS} should be brought low when SCLK is low. The rise and fall times of the clock edges should not exceed 1 µs.

Pin Descriptions (Continued) DI This is the serial data input pin. The data applied to this pin is shifted at the rising edge of SCLK into the multiplexer address and mode select register. Table 2 through Table 4 show the assignment of the multiplexer address and the mode select data. DO The data output pin. This pin is an active push/ pull output when \overline{CS} is low. When \overline{CS} is high, this output is TRI-STATE®. The A/D conversion result (DB0-DB12) and converter status data are clocked out at the falling edge of SCLK on this pin. The word length and format of this result can vary (see Table 1). The word length and format are controlled by the data shifted into the multiplexer address and mode select register (see Table 4). EOC This pin is an active push/pull output and indicates the status of the ADC12130/2/8. When low, it signals that the A/D is busy with a conversion, auto-calibration, auto-zero or power down cycle. The rising edge of EOC signals the end of one of these cycles. $\overline{\text{CS}}$ This is the chip select pin. When a logic low is applied to this pin, the rising edge of SCLK shifts the data on DI into the address register. This low also brings DO out of TRI-STATE. With $\overline{\text{CS}}$ low, the falling edge of SCLK shifts the data resulting from the previous ADC conversion out on DO, with the exception of the first bit of data. When \overline{CS} is low continuously, the first bit of the data is clocked out on the rising edge of EOC (end of conversion). When \overline{CS} is toggled, the falling edge of \overline{CS} always clocks out the first bit of data. CS should be brought low when SCLK is low. The falling edge of \overline{CS} resets a conversion in progress and starts the sequence for a new conversion. When \overline{CS} is brought back low during a conversion, that conversion is prematurely terminated. The data in the output latches may be corrupted. Therefore, when \overline{CS} is brought back low during a conversion in progress the data output at that time should be ignored. CS may also be left continuously low. In this case it is imperative that the correct number of SCLK pulses be applied to the ADC in order to remain synchronous. After the ADC supply power is applied it expects to see 13 clock pulses for each I/O sequence. The number of clock pulses the ADC expects is the same as the digital output word length. This word length can be modified by the data shifted in at the DO pin. Table 4 details the data required. DOR This is the data output ready pin. This pin is an active push/pull output. It is low when the conversion result is being shifted out and goes high to signal that all the data has been shifted out. CONV A logic low is required on this pin to program any mode or change the ADC's configuration

as listed in the Mode Programming Table

(*Table 4*) such as 12-bit conversion, Auto Cal, Auto Zero etc. When this pin is high the ADC is placed in the read data only mode. While in the read data only mode, bringing \overline{CS} low and pulsing SCLK will only clock out on DO any data stored in the ADCs output shift register. The data on DI will be neglected. A new conversion will not be started and the ADC will remain in the mode and/or configuration previously programmed. Read data only cannot be performed while a conversion, Auto-Cal or Auto-Zero are in progress.

- PD This is the power down pin. When PD is high the A/D is powered down; when PD is low the A/D is powered up. The A/D takes a maximum of 700 µs to power up after the command is given.
- CH0–CH7 These are the analog inputs of the MUX. A channel input is selected by the address information at the DI pin, which is loaded on the rising edge of SCLK into the address register (see *Table 2* and *Table 3*).

The voltage applied to these inputs should not exceed V_A + or go below GND. Exceeding this range on an unselected channel will corrupt the reading of a selected channel.

- COM This pin is another analog input pin. It is used as a pseudo ground when the analog multiplexer is single-ended.
- MUXOUT1, MUXOUT2 These are the multiplexer output pins.
- A/DIN1, A/DIN2 These are the converter input pins. MUXOUT1 is usually tied to A/DIN1. MUXOUT2 is usually tied to A/DIN2. If external circuitry is placed between MUXOUT1 and A/DIN1, or MUXOUT2 and A/DIN2 it may be necessary to protect these pins. The voltage at these pins should not exceed V_A^+ or go below AGND (see *Figure 6*).
- V_{REF} + This is the positive analog voltage reference input. In order to maintain accuracy, the voltage range of V_{REF} ($V_{REF} = V_{REF}$ + – V_{REF} -) is 1 V_{DC} to 5.0 V_{DC} and the voltage at V_{REF} + cannot exceed V_{A} +. See *Figure 5* for recommended bypassing.
- V_{REF} The negative voltage reference input. In order to maintain accuracy, the voltage at this pin must not go below GND or exceed V_A+. (See *Figure 5*).
- V_{A^+} , V_{D^+} These are the analog and digital power supply pins. V_{A^+} and V_{D^+} are not connected together on the chip. These pins should be tied to the same power supply and bypassed separately (see *Figure 5*). The operating voltage range of V_{A^+} and V_{D^+} is 3.0 V_{DC} to 5.5 V_{DC} .
- DGND This is the digital ground pin (see *Figure 5*).
- AGND This is the analog ground pin (see *Figure 5*).

Absolute Maximum Ratings

(Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Positive Supply Voltage	
$(V^+ = V_A + = V_D +)$	6.5V
Voltage at Inputs and Outputs	
except CH0–CH7 and COM	-0.3V to V ⁺ +0.3V
Voltage at Analog Inputs	
CH0–CH7 and COM	GND –5V to V ⁺ +5V
$ V_A + - V_D + $	300 mV
Input Current at Any Pin (Note 3)	±30 mA
Package Input Current (Note 3)	±120 mA
Package Dissipation at	
$T_A = 25^{\circ}C$ (Note 4)	500 mW
ESD Susceptibility (Note 5)	
Human Body Model	1500V
Soldering Information	
N Packages (10 seconds)	260°C
SO Package (Note 6):	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
Storage Temperature	–65°C to +150°C

Operating Ratings (Notes 1, 2)

Operating Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$ -40°C $\le T_A \le +85°C$
Supply Voltage ($V^+ = V_A + = V_D +$)	+3.0V to +5.5V
$ V_A + - V_D + $	≤ 100 mV
V _{REF} +	0V to V _A +
V _{REF} -	0V to $(V_{REF} + -1V)$
$V_{REF} (V_{REF} + - V_{REF} -)$	1V to V _A +
V _{REF} Common Mode Voltage Range	
[(V _{REF} +) – (V _{REF} –)] / 2	0.1 V _A + to 0.6 V _A +
A/DIN1, A/DIN2, MUXOUT1	
and MUXOUT2 Voltage Range	0V to V _A +
A/D IN Common Mode	
Voltage Range	
[(V _{IN} +) - (V _{IN} -)] / 2	0V to V _A +

Package Thermal Resistance

Part Number	Thermal Resistance (θ _{JA})
ADC12130CIN	53°C/W
ADC12130CIWM	70°C/W
ADC12132CIMSA *	134°C/W
ADC12132CIWM *	64°C/W
ADC121038CIN	40°C/W
ADC121038CIMSA	97°C/W
ADC12138CIWM	50°C/W

* The ADC12132 is obsolete and is shown for reference only.

Converter Electrical Characteristics

The following specifications apply for (V⁺ = V_A+ = V_D+ = +5V, V_{REF}+ = +4.096V, and fully differential input with fixed 2.048V common-mode voltage) or (V⁺ = V_A+ = V_D+ = 3.3V, V_{REF}+ = 2.5V and fully-differential input with fixed 1.250V common-mode voltage), V_{REF}- = 0V, 12-bit + sign conversion mode, source impedance for analog inputs, V_{REF}⁻ and V_{REF}⁺ $\leq 25\Omega$, f_{CK} = f_{SK} = 5 MHz, and 10 (t_{CK}) acquisition time unless otherwise specified. **Boldface limits apply for T_A = T_J = T_{MIN} to T_{MAX};** all other limits T_A = T_J = 25°C. (Notes 7, 8, 9)

Symbol	Parameter	Parameter Conditions			
STATIC	CONVERTER CHARACTERISTICS	L	I	-	
	Resolution with No Missing Codes			12 + sign	Bits (min)
ILE	Integral Linearity Error	After Auto-Cal (Notes 12, 18)	±1/2	±2	LSB (max)
DNL	Differential Non-Linearity	After Auto-Cal		±1.5	LSB (max)
	Positive Full-Scale Error	After Auto-Cal (Notes 12, 18)	±1/2	±3.0	LSB (max)
	Negative Full-Scale Error	After Auto-Cal (Notes 12, 18)	±1/2	±3.0	LSB (max)
	Offset Error	After Auto-Cal (Notes 5, 18) $V_{IN}(+) = V_{IN}(-) = 2.048V$	±1/2	±2	LSB (max)
	DC Common Mode Error	After Auto-Cal (Note 15)	±2		LSB (max
TUE	Total Unadjusted Error	After Auto-Cal (Notes 12, 13, 14)	±1		LSB
	Multiplexer Chan-to-Chan Matching	$V^+ = +5V \pm 10\%, V_{REF} = +4.096V$	±0.05		LSB
	Power Supply Sensitivity				
	Offset Error		±0.5		LSB
	+ Full-Scale Error		±0.5		LSB
	– Full-Scale Error		±0.5		LSB
	Integral Linearity Error		±0.5		LSB

Converter Electrical Characteristics (Continued)

The following specifications apply for $(V^+ = V_A + = V_D + = +5V, V_{REF} + = +4.096V)$, and fully differential input with fixed 2.048V common-mode voltage) or $(V^+ = V_A + = V_D + = 3.3V)$, $V_{REF} + = 2.5V$ and fully-differential input with fixed 1.250V common-mode voltage), $V_{REF} - = 0V$, 12-bit + sign conversion mode, source impedance for analog inputs, V_{REF}^- and $V_{REF}^+ \le 25\Omega$, $f_{CK} = f_{SK} = 5$ MHz, and 10 (t_{CK}) acquisition time unless otherwise specified. Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$. (Notes 7, 8, 9)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
UNIPOLA	│ AR DYNAMIC CONVERTER CHARAC	TERISTICS	(1010-10)		(
		$f_{IN} = 1 \text{ kHz}, V_{IN} = 5 V_{PP}, V_{BEF}^+ = 5.0 \text{V}$	69.4		dB
S/(N+D)	Signal-to-Noise Plus Distortion Ratio	$f_{IN} = 20 \text{ kHz}, V_{IN} = 5 V_{PP}, V_{BEF}^+ = 5.0 \text{V}$	68.3		dB
· · ·			65.7		dB
	-3 dB Full Power Bandwidth	MaxMaxMaxMaxMaxwer Bandwidth $V_{IN} = 5 V_{PP}$, where $S/(N+D)$ drops 3 dB31 IIC CONVERTER CHARACTERISTICS e Plus Distortion Ratio $f_{IN} = 1 \text{ kHz}, V_{IN} = \pm 5V, V_{REF}^+ = 5.0V$ 77.0 $f_{IN} = 20 \text{ kHz}, V_{IN} = \pm 5V, V_{REF}^+ = 5.0V$ 73.9 $f_{IN} = 40 \text{ kHz}, V_{IN} = \pm 5V, V_{REF}^+ = 5.0V$ 67.0wer Bandwidth $V_{IN} = \pm 5V, \text{ where } S/(N+D) \text{ drops 3 dB}$ 40 NALOG INPUTS AND MULTIPLEXER CHARACTERISTICS ut Capacitance85/DIN2 Analog Input75/DIN2 Analog Input $V_{IN} = \pm 5.0V$ or $V_{IN} = 0V$ ent 0.1 ent10d COM Input Voltage0n Channel = 5V andd COM Input0ff Channel = 0Vd COM PinsOn Channel = 5V andOn Channel = 5V0.01On Channel = 5V0.01	kHz		
DIFFERE	NTIAL DYNAMIC CONVERTER CHAI				
		$f_{IN} = 1 \text{ kHz}, V_{IN} = \pm 5 \text{V}, V_{BEF}^+ = 5.0 \text{V}$	77.0		dB
S/(N+D)	Signal-to-Noise Plus Distortion Ratio		73.9		dB
			67.0		dB
	-3 dB Full Power Bandwidth		40		kHz
REFERE	NCE INPUT, ANALOG INPUTS AND I				
C _{REF}	Reference Input Capacitance		85		pF
C _{A/D}	A/DIN1 and A/DIN2 Analog Input Capacitance		75		pF
	A/DIN1 and A/DIN2 Analog Input Leakage Current	$V_{IN} = +5.0V \text{ or } V_{IN} = 0V$	±0.1		μA
	CH0-CH7 and COM Input Voltage				V (min) V (max
С _{СН}	CH0–CH7 and COM Input Capacitance				pF
С _{михоит}	MUX Output Capacitance		20		pF
	Off Channel Leakage (Note 16)		-0.01		μA
	CH0-CH7 and COM Pins		0.01		μA
	On Channel Leakage (Note 16)	On Channel = 5V and Off Channel = 0V	0.01		μA
	CH0-CH7 and COM Pins	On Channel = 0V and Off Channel = 5V	-0.01		μA
	MUXOUT1 and MUXOUT2 Leakage Current	$V_{MUXOUT} = 5.0V \text{ or } V_{MUXOUT} = 0V$	0.01		μA
R _{on}	MUX On Resistance	$V_{IN} = 2.5V$ and $V_{MUXOUT} = 2.4V$	850	1900	Ω (max
	R _{ON} Matching Channel to Channel	$V_{IN} = 2.5V$ and $V_{MUXOUT} = 2.4V$	5		%
	Channel-to-Channel Crosstalk	$V_{IN} = 5 V_{PP}, f_{IN} = 40 \text{ kHz}$	-72		dB
	MUX Bandwidth		90		kHz

DC and Logic Electrical Characteristics

The following specifications apply for $(V^+ = V_A + = V_D + = +5V, V_{REF}^+ = +4.096V)$, and fully-differential input with fixed 2.048V common-mode voltage) or $(V^+ = V_A + = V_D + = +3.3V)$, $V_{REF}^+ = +2.5V$ and fully-differential input with fixed 1.250V common-mode voltage), $V_{REF}^- = 0V$, 12-bit + sign conversion mode, source impedance for analog inputs, V_{REF}^- and $V_{REF}^+ \le 25\Omega$, $f_{CK} = f_{SK} = 5$ MHz, and 10 (t_{CK}) acquisition time unless otherwise specified. **Boldface limits apply for T_A = T_J = T_{MIN} to T_{MAX}; all other limits T_A = T_J = 25°C. (Notes 7, 8, 9)**

Symbol	Parameter	Conditions	Typical (Note 10)	V ⁺ = V _A + = V _D + = 3.3V Limits (Note 11)	V ⁺ = V _A + = V _D + = 5V Limits (Note 11)	Units (Limits)
V _{IN(1)}	Logical "1" Input Voltage	$V_{A} + = V_{D} + = V^{+} + 10\%$		2.0	2.0	V (min)
V _{IN(0)}	Logical "0" Input Voltage	$V_{A}^{+} = V_{D}^{+} = V^{+} - 10\%$		0.8	0.8	V (max)
I _{IN(1)}	Logical "1" Input Current	$V_{IN} = V^+$	0.005	1.0	1.0	µA (max)
I _{IN(0)}	Logical "0" Input Current	$V_{IN} = 0V$	-0.005	-1.0	-1.0	μA (min)
	C AND DOR DIGITAL OUTPUT CHAR					1 ()
V	Logical "1" Output Voltage	$V_{A} + = V_{D} + = V^{+} - 10\%,$ $I_{OUT} = -360 \ \mu A$		2.4	2.4	V (min)
V _{OUT(1)}	Logical T Output voltage	$V_A^+ = V_D^+ = V^+ - 10\%,$ $I_{OUT}^- = -10 \ \mu A$		2.9	4.25	V (min)
V _{OUT(0)}	Logical "0" Output Voltage	V_{A} + = V_{D} + = V^{+} - 10% I_{OUT} = 1.6 mA		0.4	0.4	V (max)
I _{OUT}	TRI-STATE Output Current	$V_{OUT} = 0V$	-0.1	-3.0	-3.0	μA (max)
		$V_{OUT} = V^+$	-0.1	3.0	3.0	µA (max)
+I _{sc}	Output Short Circuit Source Current	V _{OUT} = 0V	-14			mA
-I _{sc}	Output Short Circuit Sink Current	$V_{OUT} = V_{D} +$	16			mA
POWER	SUPPLY CHARACTERISTICS	1				
		Awake (Active)		1.5	2.5	mA (max)
I _D +	Digital Supply Current	\overline{CS} = HIGH, Powered Down, CCLK on	600			μA
		CS= HIGH, Powered Down,CCLK off	20			μΑ
1	De ilie Arche Ourste Ourst	Awake (Active) \overline{CS} = HIGH, Powered Down, CCLK on	10	3.0	4.0	mA (max) μA
I _A +	Positive Analog Supply Current	\overline{CS} = HIGH, Powered Down, CCLK off	0.1			μA
I _{BEF}	Reference Input Current	\overline{CS} = HIGH, Powered Down, CCLK on	70			μA
'KEF		CS= HIGH, Powered Down,CCLK off	0.1			μA

AC Electrical Characteristics

The following specifications apply for $(V^+ = V_A^+ = V_D^+ = +5V, V_{REF}^+ = +4.096V)$, and fully-differential input with fixed 2.048V common-mode voltage) or $(V^+ = V_A^+ = V_D^+ = +3.3V)$, $V_{REF}^+ = +2.5V$ and fully-differential input with fixed 1.250V common-mode voltage), $V_{REF}^- = 0V$, 12-bit + sign conversion mode, source impedance for analog inputs, V_{REF}^- and $V_{REF}^+ \le 25\Omega$, $f_{CK} = f_{SK} = 5$ MHz, and 10 (t_{CK}) acquisition time unless otherwise specified. **Boldface limits apply for T_A = T_J = T_{MIN} to T_{MAX}; all other limits T_A = T_J = 25°C. (Note 17)**

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
t	Conversion Clock (CCLK) Frequency		10	5	MHz (max)
f _{ск}	Conversion Clock (CCLK) Frequency		1		MHz (min)
4	Serial Data Clock SCLK Frequency		10	5	MHz (max)
f _{sk}	Serial Data Clock SCEN Frequency		0		Hz (min)
	Conversion Clock Duty Cycle			40	% (min)
				60	% (max)
	Serial Data Clock Duty Cycle			40	% (min)
				60	% (max)
t _c	Conversion Time	12-Bit + Sign or 12-Bit	44(t _{СК})	44(t _{ск})	(max)
•C				8.8	µs (max)
			6(t _{ск})	6(t _{ск})	(min)
		6 Cycles Programmed		7(t _{ск})	(max)
		o oycles i logiallined		1.2	μs (min)
				1.4	µs (max)
			10(t _{ск})	10(t _{ск})	(min)
		10 Cycles Programmed		11(t _{ск})	(max)
				2.0	μs (min)
t _A	Acquisition Time (Note 19)			2.2	µs (max)
			18(t _{ск})	18(t _{ск})	(min)
		10 Ovalas Dragrammad		19(t _{ск})	(max)
		18 Cycles Programmed		3.6	µs (min)
				3.8	µs (max)
			34(t _{ск})	34(t _{ск})	(min)
				35(t _{ск})	(max)
		34 Cycles Programmed		6.8	µs (min)
				7.0	µs (max)
			4944(t _{ск})	4944(t _{ск})	(max)
t _{CAL}	Self-Calibration Time			988.8	µs (max)
	Auto Zono Timo -		76(t _{ск})	76(t _{ск})	(max)
t _{AZ}	Auto-Zero Time			15.2	µs (max)
			2(t _{ск})	2(t _{ск})	(min)
	Self-Calibration or Auto-Zero			3(t _{ск})	(max)
t _{SYNC}	Synchronization Time from DOR			0.40	μs (min)
				0.60	µs (max)
	DOR High Time when \overline{CS} is Low		9(t _{sк})	9(t _{sк})	(max)
t _{DOR}	Continuously for Read Data and		- VISK/		
	Software Power Up/Down			1.8	µs (max)
+	CONV Valid Data Time		8(t _{SK})	8(t _{sк})	(max)
t _{CONV}				1.6	µs (max)

AC Electrical Characteristics

The following specifications apply for (V⁺ = V_A+ = V_D+ = +5V, V_{REF}+ = +4.096V, and fully-differential input with fixed 2.048V common-mode voltage) or (V⁺ = V_A+ = V_D+ = +3.3V, V_{REF}+ = +2.5V and fully-differential input with fixed 1.250V common-mode voltage), V_{REF}- = 0V, 12-bit + sign conversion mode, source impedance for analog inputs, V_{REF}- and V_{REF}+ $\leq 25\Omega$, f_{CK} = f_{SK} = 5 MHz, and 10 (t_{CK}) acquisition time unless otherwise specified. **Boldface limits apply for T_A = T_J = T_{MIN} to T_{MAX}; all other limits T_A = T_J = 25°C. (Note 17) (Continued)**

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
t _{HPU}	Hardware Power-Up Time, Time from PD Falling Edge to EOC Rising Edge		500	700	µs (max)
t _{SPU}	Software Power-Up Time, Time from Serial Data Clock Falling Edge to EOC Rising Edge		500	700	µs (max)
t _{ACC}	Access Time Delay from $\overline{\text{CS}}$ Falling Edge to DO Data Valid		25	60	ns (max)
t _{SET-UP}	Set-Up Time of CS Falling Edge to Serial Data Clock Rising Edge			50	ns (min)
t _{DELAY}	Delay from SCLK Falling Edge to \overline{CS} Falling Edge		0	5	ns (min)
t _{1H} , t _{oH}	Delay from CS Rising Edge to DO TRI-STATE	$R_{L} = 3k, C_{L} = 100 \text{ pF}$	70	100	ns (max)
t _{HDI}	DI Hold Time from Serial Data Clock Rising Edge		5	15	ns (max)
t _{SDI}	DI Set-Up Time from Serial Data Clock Rising Edge		5	10	ns (min)
t _{HDO}	DO Hold Time from Serial Data Clock Falling Edge	$R_{L} = 3k, C_{L} = 100 \text{ pF}$	35	65 5	ns (max) ns (min)
t _{DDO}	Delay from Serial Data Clock Falling Edge to DO Data Valid		50	90	ns (max)
t _{RDO}	DO Rise Time, TRI-STATE to High DO Rise Time, Low to High	$R_{L} = 3k, C_{L} = 100 \text{ pF}$	10 10	40 40	ns (max) ns (max)
t _{FDO}	DO Fall Time, TRI-STATE to Low DO Fall Time, High to Low	$R_{L} = 3k, C_{L} = 100 \text{ pF}$	15 15	40 40	ns (max) ns (max)
t _{CD}	Delay from CS Falling Edge to DOR Falling Edge		45	80	ns (max)
t _{sD}	Delay from Serial Data Clock Falling Edge to DOR Rising Edge		45	80	ns (max)
C _{IN}	Capacitance of Logic Inputs		20		pF
C _{OUT}	Capacitance of Logic Outputs		20		pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.


Note 2: All voltages are measured with respect to GND, unless otherwise specified.

Note 3: When the input voltage (V_{IN}) at any pin exceeds the power supplies $(V_{IN} < GND \text{ or } V_{IN} > V_A + \text{ or } V_D +)$, the current at that pin should be limited to 30 mA. The 120 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 30 mA to four. **Note 4:** The maximum power dissipation must be derated at elevated temperatures and is dictated by T_Jmax , θ_{JA} and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_Jmax - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, $T_Jmax = 150^{\circ}C$.

Note 5: The human body model is a 100 pF capacitor discharged through a 1.5 k Ω resistor into each pin.

Note 6: See AN450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in any post 1986 National Semiconductor Linear Data Book for other methods of soldering surface mount devices.

Note 7: Two on-chip diodes are tied to each analog input through a series resistor as shown below. Input voltage magnitude up to 5V above V_A + or 5V below GND will not damage this device. However, errors in the A/D conversion can occur (if these diodes are forward biased by more than 50 mV) if the input voltage magnitude of selected or unselected analog input go above V_A + or below GND by more than 50 mV. As an example, if V_A + is 4.5 V_{DC} , full-scale input voltage must be \leq 4.55 V_{DC} to ensure accurate conversions.



Note 8: To guarantee accuracy, it is required that the V_A+ and V_D+ be connected together to the same power supply with separate bypass capacitors at each V⁺ pin.

Note 9: With the test condition for V_{REF} (V_{REF} - V_{REF} -) given as +4.096V, the 12-bit LSB is 1.0 mV. For V_{REF} = 2.5V, the 12-bit LSB is 610 µV.

Note 10: Typical figures are at $T_J = T_A = 25^{\circ}C$ and represent most likely parametric norm.

Note 11: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 12: Positive integral linearity error is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive full-scale and zero. For negative integral linearity error, the straight line passes through negative full-scale and zero (see *Figure 2* and *Figure 3*).

Note 13: Zero error is a measure of the deviation from the mid-scale voltage (a code of zero), expressed in LSB. It is the average value of the code transitions between -1 to 0 and 0 to +1 (see Figure 4).

Note 14: Total unadjusted error includes offset, full-scale, linearity and multiplexer errors.


Note 15: The DC common-mode error is measured in the differential multiplexer mode with the assigned positive and negative input channels shorted together. **Note 16:** Channel leakage current is measured after the channel selection.


Note 17: Timing specifications are tested at the TTL logic levels, V_{OL} = 0.4V for a falling edge and V_{OL} = 2.4V for a rising edge. TRI-STATE output voltage is forced to 1.4V.

Note 18: The ADC12130 family's self-calibration technique ensures linearity and offset errors as specified, but noise inherent in the self-calibration process will result in a maximum repeatability uncertainty of 0.2 LSB.


Note 19: If SCLK and CCLK are driven from the same clock source, then t_A is 6, 10, 18 or 34 clock periods minimum and maximum.


Note 20: The "12-Bit Conversion of Offset" and "12-Bit Conversion of Full-Scale" modes are intended to test the functionality of the device. Therefore, the output data from these modes are not an indication of the accuracy of a conversion result.
























Typical Dynamic Performance Characteristics The following curves apply for 12-bit + sign mode after auto-calibration unless otherwise specified. **Bipolar Spectral Response** with 1 kHz Sine Wave Input 0 $R_{S} = 600 \Omega$ $V_{IN} = 5V$ -20 $T_{A}^{IN} = 25 \circ C$ $V_{A}^{+} = V_{D}^{+} = V_{REF}^{+}$ $f_{C} = 5 \text{ MHz}$ = 5 V SIGNAL LEVEL (dB) -40 Sampling Rate = 73.5 kHz S/N = 77.43 dB -60 S/(N+D) = 76.01 dB-80 -100 -120 5 10 15 20 25 30 35 0 FREQUENCY (kHz) 01207975 **Bipolar Spectral Response** with 20 kHz Sine Wave Input 0 R_S = 600 <u>ດ</u> $V_{IN} = 5V$ -20 = 25°C + = 5V $= V_D^+ = V_{REF}^+$ SIGNAL LEVEL (dB) $f_{C} = 5 \text{ MHz}$ -40 Sampling Rate = 73.5 kHz $S/N = 77.54 \, dB$ -60 $(N+D) = 72.29 \, dB$ -80 -100 -120 5 10 15 20 25 30 35 0 FREQUENCY (kHz) 01207977 **Bipolar Spectral Response** with 40 kHz Sine Wave Input 0 R_S = 600 <u>ດ</u> $V_{IN} = 5V$ -20 = $25 \circ C'$ = $V_D^+ = V_{REF}^+ = 5V$ SIGNAL LEVEL (dB) f_C = 5 м́Hz--40 Sampling Rate = 73.5 kHz $S/N = 73.62 \, dB$ -60 $S/(N+D) = 68.03 \, dB$ -80 -100 يقر بالأربان -120 0 5 10 20 15 25 30 35 FREQUENCY (kHz) 01207979







Bipolar Spectral Response with 50 kHz Sine Wave Input







www.national.com










Note: DO output data is not valid during this cycle.







22





Note: Hardware power up/down may occur at any time. If PD is high while a conversion is in progress that conversion will be corrupted and erroneous data will be stored in the output shift register.





Format and Set-Up Tables

							ТA	ABLE	1. Dat	a Out	Forma	ats							
DO Formats DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB8 DB9 DB10 DB11 DB12 DB13 DB14 DB15													DB16						
	MSB	17 Bits	х	Х	Х	Х	Sign	MSB	10	9	8	7	6	5	4	3	2	1	LSB
with	First	13 Bits	Sing	MSB	10	9	8	7	6	5	4	3	2	1	LSB				
Sign	LSB	17 Bits	LSB	1	2	3	4	5	6	7	8	9	10	MSB	Sign	х	х	х	x
	First	13 Bits	LSB	1	2	3	4	5	6	7	8	9	10	MSB	Sign				
	MSB	16	0	0	0	0	MSB	10	9	8	7	6	5	4	3	2	1	LSB	
without	First	12 Bits	MSB	10	9	8	7	6	5	4	3	2	1	LSB					
without Sign	LSB	16 Bits	LSB	1	2	3	4	5	6	7	8	9	10	MSB	0	0	0	0	
	First	12 Bits	LSB	1	2	3	4	5	6	7	8	9	10	MSB					

X = High or Low state.

TABLE 2. ADC12138 Multiplexer Addressing

					-												
	er Output	Multiplex	Input	A/D	nent	signn	nd As	sed a	dres	nel Ac	Chanı	alog	An				
Mode	Address with A/DIN1 tied to MUXOUT1 and A/DIN2 tied Polarity Channel								UX A	M							
Mode	Inment	Assig	nment	Assig				UT2	иихс	to I							
	MUXOUT2	MUXOUT1	A/DIN2	A/DIN1	СОМ	CH7	CH6	CH5	CH4	СНЗ	CH2	CH1	CH0	DI3	DI2	DI1	DI0
	CH1	CH0	-	+								-	+	L	L	L	L
	СНЗ	CH2	-	+						-	+			н	L	L	L
	CH5	CH4	_	+				-	+					L	н	L	L
Differential	CH7	CH6	_	+		-	+							н	н	L	L
Differential	CH1	CH0	+	_								+	-	L	L	н	L
	СНЗ	CH2	+	_						+	-			н	L	н	L
	CH5	CH4	+	_				+	-					L	н	н	L
	CH7	CH6	+	_		+	-							н	н	н	L
	СОМ	CH0	_	+	-								+	L	L	L	Н
	COM	CH2	_	+	-						+			н	L	L	н
	СОМ	CH4	_	+	-				+					L	н	L	н
Oin als Ended	СОМ	CH6	-	+	-		+							н	н	L	н
Single-Ended	СОМ	CH1	-	+	-							+		L	L	н	н
	СОМ	СНЗ	_	+	_					+				н	L	н	н
	СОМ	CH5	-	+	_			+						L	н	н	н
	СОМ	CH7	_	+	-	+								н	н	н	н

www.national.com

					TABL	E 3. AI	DC121	30 ano	d AD(C12132* M	ultiplexer A	ddressing				
MI Add	ent w	hanne ith A/D IN2 tie	IN1 tie	d to N	Ιυχοι	JT1	-	t Polarity nment		er Output ssignment	Mode					
DI0	DI1		CH0		C	H1		СОМ		A/DIN1	A/DIN2	MUXOUT1	MUXOUT2			
L	L		+		-	_				+	-	CH0	CH1	5.4		
L	н		_		-	+				_	+	CH0	CH1	Differential		
Н	L		+					-		+	-	CH0	COM	Oiserte Freder		
н	н				-	ŀ		-		+	-	CH1	COM	Single-Ende		
Note: /	ADC12	130 do	not have	A/DIN1,	A/DIN2,	MUXOU	T1 and	MUXOU	T2 pins	s.						
* A	DC12	132 is	obsole	ete; sh	own for	refere	nce or	nly.								
				,				,	. Moc	le Progran	nming					
ADC12	2138	DI0	DI1	DI2	DI3	DI4	DI5	DI6	DI7		•					
ADC12 and DC121	2130 1	DIO	DI1			DI2	DI3	DI4	DI5		Mode Se (Curre		(next	DO Format ext Conversion Cycle)		
		See	Table 2	or Tal	ble 3	L	L	L	L		12 Bit Cor	version	12 or 13	12 or 13 Bit MSB Firs		
		See	Table 2	or Tal	ble 3	L	L	L	н		12 Bit Cor	version	16 or 17	16 or 17 Bit MSB Firs		
		See	Table 2	or Tal	ble 3	L	Н	L	L		12 Bit Cor	version	12 or 13	12 or 13 Bit LSB First		
		See	Table 2	or Tal	ble 3	L	Н	L	Н		12 Bit Cor	version	16 or 17	7 Bit LSB First		
		L	L	L	L	Н	L	L	L		Auto (Cal	No	Change		
		L	L	L	L	Н	L	L	Н		Auto Z	ero	No	Change		
		L	L	L	L	Н	L	Н	L		Power	Up	No	Change		
		L	L	L	L	Н	L	Н	Н		Power [Down	No	Change		
		L	L	L	L	Н	Н	L	L		Read Status	Register	No	Change		
	[L	L	L	L	Н	Н	L	Н	0	Data Out wit	hout Sign	No	Change		
		Н	L	L	L	Н	Н	L	Н		Data Out w	vith Sign	No	Change		
		L	L	L	L	Н	Н	Н	L	Acquisi	ition Time—	es No	Change			
		L	н	L	L	Н	Н	Н	L		tion Time—		Change			
		Н	L	L	L	Н	Н	Н	L		tion Time —		Change			
		Н	н	L	L	Н	Н	Н	L	Acquisit		34 CCLK Cycl		Change		
		L	L	L	L	Н	Н	Н	Н		User N		No	Change		
		Н	x	x	x	н	н	н	н		Test M	ode	No	Change		

Note: The A/D powers up with no Auto Cal, no Auto Zero, 10 CCLK acquisition time, 12-bit + sign conversion, power up, 12- or 13-bit MSB First, and user mode. X = Don't Care

* ADC12132 is obsolete; shown for reference only.

TABLE 5. Conversion/Read Data Only Mode Programming

CS	CONV	PD	Mode
L	L	L	See Table 4 for Mode
L	Н	L	Read Only (Previous DO Format). No Conversion.
Н	Х	L	Idle
Х	Х	Н	Power Down

X = Don't Care

TABLE 6. Status Register												
Status Bit Location	DB0	DB1	DB2	DB3	DB4	DB5	DB6	DB7	DB8			
Status Bit	PU	PD	Cal		12 or 13	16 or 17	Sign	Justification	Test Mode			
	[Device Statu	S			DO Output	Format Stat	us				
	"High"	"High"	"High"	Not used	"High"	"High"	"High"	When "High"	When			
Function	indicates a	indicates a	indicates		indicates a	indicates a	indicates	the	"High" the			
	Power Up	Power	an		12 or 13	16 or 17	that the	conversion	device is			
	Sequence	Down	Auto-Cal		bit format	bit format	sign bit is	result will be	in test			
	is in	Sequence	Sequence				included.	output MSB	mode.			
	progress	is in	is in				When	first. When	When			
		progress	progress				"Low" the	"Low" the	"Low" the			
							sign bit is	result will be	device is			
							not	output LSB	in user			
							included.	first.	mode.			

Application Information

1.0 DIGITAL INTERFACE

1.1 Interface Concepts

The example in *Figure 7* shows a typical sequence of events after the power is applied to the ADC12130/2/8:




FIGURE 7. Typical Power Supply Power Up Sequence

The first instruction input to the A/D via DI initiates Auto Cal. The data output on DO at that time is meaningless and is completely random. To determine whether the Auto Cal has been completed, a read status instruction is issued to the A/D. Again the data output at that time has no significance since the Auto Cal procedure modifies the data in the output shift register. To retrieve the status information, an additional read status instruction is issued to the A/D. At this time the status data is available on DO. If the Cal signal in the status word, is low Auto Cal has been completed. Therefore, the next instruction issued can start a conversion. The data output at this time is again status information. To keep noise from corrupting the A/D conversion, status can not be read during a conversion. If $\overline{\text{CS}}$ is strobed and is brought low during a conversion, that conversion is prematurely ended. EOC can be used to determine the end of a conversion or the A/D controller can keep track in software of when it would be appropriate to communicate to the A/D again. Once it has been determined that the A/D has completed a conversion, another instruction can be transmitted to the A/D. The data from this conversion can be accessed when the next instruction is issued to the A/D.

Note, when \overline{CS} is low continuously it is important to transmit the exact number of SCLK cycles, as shown in the timing diagrams. Not doing so will desynchronize the serial communication to the A/D. (See Section 1.3.)

1.2 Changing Configuration

The configuration of the ADC12130/2/8 on power up defaults to 12-bit plus sign resolution, 12- or 13-bit MSB First, 10 CCLK acquisition time, user mode, no Auto Cal, no Auto Zero, and power up mode. Changing the acquisition time and turning the sign bit on and off requires an 8-bit instruction to be issued to the ADC. This instruction will not start a conversion. The instructions that select a multiplexer address and format the output data do start a conversion. *Figure 8* describes an example of changing the configuration of the ADC12130/2/8.

During I/O sequence 1, the instruction on DI configures the ADC12130/2/8 to do a conversion with 12-bit +sign resolution. Notice that when the 6 CCLK Acquisition and Data Out without Sign instructions are issued to the ADC, I/O sequences 2 and 3, a new conversion is not started. The data output during these instructions is from conversion N which was started during I/O sequence 1. The Configuration Modification timing diagram describes in detail the sequence of events necessary for a Data Out without Sign, Data Out with Sign, or 6/10/18/34 CCLK Acquisition time mode selection. *Table 4* describes the actual data necessary to be input to

the ADC to accomplish this configuration modification. The next instruction, shown in *Figure 8*, issued to the A/D starts conversion N+1 with 16-bit format and 12 bits of resolution formatted MSB first. Again the data output during this I/O cycle is the data from conversion N.

The number of SCLKs applied to the A/D during any conversion I/O sequence should vary in accord with the data out word format chosen during the previous conversion I/O sequence. The various formats and resolutions available are shown in *Table 1*. In *Figure 8*, since 16-bit without sign MSB first format was chosen during I/O sequence 4, the number of SCLKs required during I/O sequence 5 is 16. In the following I/O sequence the format changes to 12-bit without sign MSB first; therefore the number of SCLKs required during I/O sequence 6 changes accordingly to 12.

1.3 CS Low Continuously Considerations

When \overline{CS} is continuously low, it is important to transmit the exact number of SCLK pulses that the ADC expects. Not doing so will desynchronize the serial communications to the ADC. When the supply power is first applied to the ADC, it will expect to see 13 SCLK pulses for each I/O transmission. The number of SCLK pulses that the ADC expects to see is the same as the digital output word length. The digital output word length is controlled by the Data Out (DO) format. The DO format maybe changed any time a conversion is started or when the sign bit is turned on or off. The table below details out the number of clock periods required for different DO formats:

DO Format	Number of SCLKs Expected	
12-Bit MSB or LSB First	SIGN OFF	12
	SIGN ON	13
16 Bit MCB or LCB first	SIGN OFF	16
16-Bit MSB or LSB first	SIGN ON	17

If erroneous SCLK pulses desynchronize the communications, the simplest way to recover is by cycling the power supply to the device. Not being able to easily resynchronize the device is a shortcoming of leaving \overline{CS} low continuously. The number of clock pulses required for an I/O exchange may be different for the case when \overline{CS} is left low continuously vs. the case when \overline{CS} is cycled. Take the I/O sequence detailed in *Figure 7* (Typical Power Supply Sequence) as an example. The table below lists the number of SCLK pulses required for each instruction:

Instruction	CS Low Continuously	CS Strobed
Auto Cal	13 SCLKs	8 SCLKs
Read Status	13 SCLKs	8 SCLKs
Read Status	13 SCLKs	8 SCLKs
12-Bit + Sign Conv 1	13 SCLKs	8 SCLKs
12-Bit + Sign Conv 2	13 SCLKs	13 SCLKs

1.4 Analog Input Channel Selection

The data input on DI also selects the channel configuration (see *Table 2*, *Table 3* and *Table 4*). In *Figure 8* the only times when the channel configuration could be modified would be during I/O sequences 1, 4, 5 and 6. Input channels are reselected before the start of each new conversion. Shown

Application Information (Continued)

below is the data bit stream required on DI, during I/O sequence number 4 in *Figure 8*, to set CH1 as the positive input and CH0 as the negative input for the different versions of ADCs:

Part	DI Data									
Number	DI0	DI1	DI2	DI3	DI4	DI5	DI6	DI7		
ADC12130										
and	L	н	L	L	н	L	Х	Х		
ADC12132 *										
ADC12138	L	Н	L	L	L	L	Н	L		

Where X can be a logic high (H) or low (L).

* ADC12132 is obsolete; shown for reference only.

1.5 Power Up/Down

The ADC may be powered down by taking the PD pin HIGH or by the instruction input on DI (see *Table 4* and *Table 5*, and the Power Up/Down timing diagrams). When the ADC is

powered down in this way, the A/D conversion circuitry is deactivated but the digital I/O circuitry is kept active. Hardware power up/down is controlled by the state of the PD pin. Software power-up/down is controlled by the instruction issued to the ADC. If a software power up instruction is issued to the ADC while a hardware power down is in effect (PD pin high) the device will remain in the power-down state. If a software power up is in effect (PD pin low), the device will power down. When the device is powered down by software, it may be powered up by either issuing a software power up instruction or by taking PD pin high and then low. If the power down command is issued during an A/D conversion, that conversion is interrupted, so the data output after power up cannot be relied upon.




FIGURE 8. Changing the ADC's Conversion Configuration

1.6 User Mode and Test Mode

An instruction may be issued to the ADC to put it into test mode, which is used by the manufacturer to verify complete functionality of the device. During test mode CH0-CH7 become active outputs. If the device is inadvertently put into the test mode with \overline{CS} continuously low, the serial communications may be desynchronized. Synchronization may be regained by cycling the power supply voltage to the device. Cycling the power supply voltage will also set the device into user mode. If \overline{CS} is used in the serial interface, the ADC may be gueried to see what mode it is in. This is done by issuing a "read STATUS register" instruction to the ADC. When bit 9 of the status register is high, the ADC is in test mode; when bit 9 is low the ADC, is in user mode. As an alternative to cycling the power supply, an instruction sequence may be used to return the device to user mode. This instruction sequence must be issued to the ADC using \overline{CS} . The following table lists the instructions required to return the device to user mode. Note that this entire sequence, including both Test Mode and User Mode values, should be sent to recover from the test mode.

Instruction				DID	Data			
	DI0	DI1	DI2	DI3	DI4	DI5	DI6	DI7
TEST MODE	н	Х	Х	Х	н	н	н	н
Reset	L	L	L	L	Н	Н	Н	L
Test Mode	L	L	L	L	Н	L	Н	L
Instructions	L	L	L	L	Н	L	Н	Н
USER MODE	L	L	L	L	Н	Н	Н	Н
Power Up	L	L	L	L	Н	L	Н	L
Set DO with or without Sign	H or L	L	L	L	Н	Н	L	Н
Set Acquisition Time	H or L	H or L	L	L	Н	Н	Н	L
Start a	н	н	н	Н	I	Н	н	Н
Conversion	or L	or L	or L	or L	L	or L	or L	or L

X = Don't Care

The power up, data with or without sign, and acquisition time instructions should be resent after returning to the user mode. This is to ensure that the ADC is in the required state before a conversion is started.

Application Information (Continued)

1.7 Reading the Data Without Starting a Conversion

The data from a particular conversion may be accessed without starting a new conversion by ensuring that the $\overrightarrow{\text{CONV}}$ line is taken high during the I/O sequence. See the Read Data timing diagrams. *Table 5* describes the operation of the $\overrightarrow{\text{CONV}}$ pin.

2.0 DESCRIPTION OF THE ANALOG MULTIPLEXER

For the ADC12138, the analog input multiplexer can be configured with 4 differential channels or 8 single ended channels with the COM input as the zero reference or any combination thereof (see *Figure 9*). The difference between the voltages on the V_{REF}⁺ and V_{REF}⁻ pins determines the input voltage span (V_{REF}). The analog input voltage range is 0 to V_A⁺. Negative digital output codes result when V_{IN}⁻ > V_{IN}⁺. The actual voltage at V_{IN}⁻ or V_{IN}⁺ cannot go below AGND.




FIGURE 10.

CH0, CH2, CH4, and CH6 can be assigned to the MUX-OUT1 pin in the differential configuration, while CH1, CH3, CH5, and CH7 can be assigned to the MUXOUT2 pin. In the differential configuration, the analog inputs are paired as follows: CH0 with CH1, CH2 with CH3, CH4 with CH5 and CH6 with CH7. The A/DIN1 and A/DIN2 pins can be assigned positive or negative polarity.

With the single-ended multiplexer configuration CH0 through CH7 can be assigned to the MUXOUT1 pin. The COM pin is always assigned to the MUXOUT2 pin. A/DIN1 is assigned as the positive input; A/DIN2 is assigned as the negative input. (See *Figure 10*).

The Multiplexer assignment tables for the ADC12130/2/8 (*Table 2* and *Table 3*) summarize the aforementioned functions for the different versions of A/Ds.

2.1 Biasing for Various Multiplexer Configurations

Figure 11 is an example of biasing the device for singleended operation. The sign bit is always low. The digital output range is 0 0000 0000 0000 to 0 1111 1111 1111. One LSB is equal to 1 mV (4.1V/4096 LSBs).





FIGURE 11. Single-Ended Biasing

For pseudo-differential signed operation, the biasing circuit shown in *Figure 12* shows a signal AC coupled to the ADC. This gives a digital output range of –4096 to +4095. With a 2.5V reference, 1 LSB is equal to 610 μ V. Although, the ADC is not production tested with a 2.5V reference, when V_A⁺ and V_D⁺ are +5.0V linearity error typically will not change more than 0.1 LSB (see the curves in the Typical Electrical Characteristics Section). With the ADC set to an acquisition time

of 10 clock periods, the input biasing resistor needs to be 600 Ω or less. Notice though that the input coupling capacitor needs to be made fairly large to bring down the high pass corner. Increasing the acquisition time to 34 clock periods (with a 5 MHz CCLK frequency) would allow the 600 Ω to increase to 6k, which with a 1 µF coupling capacitor would set the high pass corner at 26 Hz. Increasing R, to 6k would allow R₂ to be 2k.



An alternative method for biasing pseudo-differential operation is to use the +2.5V from the LM4040 to bias any ampli-


Application Information (Continued)

fier circuits driving the ADC as shown in *Figure 13*. The value of the resistor pull-up biasing the LM4040-2.5 will depend upon the current required by the op amp biasing circuitry.


In the circuit of *Figure 13* some voltage range is lost since the amplifier will not be able to swing to +5V and GND with a single +5V supply. Using an adjustable version of the

LM4041 to set the full scale voltage at exactly 2.048V and a lower grade LM4040D-2.5 to bias up everything to 2.5V as shown in *Figure 14* will allow the use of all the ADC's digital output range of -4096 to +4095 while leaving plenty of head room for the amplifier.

Fully differential operation is shown in *Figure 15*. One LSB for this case is equal to (4.1V/4096) = 1 mV.










FIGURE 15. Fully Differential Biasing

3.0 REFERENCE VOLTAGE

The difference in the voltages applied to the V_{REF}⁺ and V_{REF}⁻ defines the analog input span (the difference between the voltage applied between two multiplexer inputs or the voltage applied to one of the multiplexer inputs and analog ground), over which 4095 positive and 4096 negative codes exist. The voltage sources driving V_{REF}⁺ or V_{REF}⁻ must have very low output impedance and noise. The circuit in *Figure 16* is an example of a very stable reference appropriate for use with the device.




FIGURE 16. Low Drift Extremely Stable Reference Circuit

The ADC12130/2/8 can be used in either ratiometric or absolute reference applications. In ratiometric systems, the analog input voltage is proportional to the voltage used for the ADC's reference voltage. When this voltage is the system power supply, the V_{REF}^+ pin is connected to V_A^+ and V_{REF}^- is connected to ground. This technique relaxes the system reference stability requirements because the analog input voltage and the ADC reference voltage move together. This maintains the same output code for given input conditions. For absolute accuracy, where the analog input voltage

varies between very specific voltage limits, a time and temperature stable voltage source can be connected to the reference inputs. Typically, the reference voltage's magnitude will require an initial adjustment to null reference voltage induced full-scale errors.

Below are recommended references along with some key specifications.

Part Number	Output Voltage Tolerance	Temperature Coefficient		
LM4041CI-Adj	±0.5%	±100ppm/°C		
LM4040AI-4.1	±0.1%	±100ppm/°C		
LM4050AI-4.1	±0.1%	±50ppm/°C		
Circuit of Figure 16	Adjustable	±2ppm/°C		

The reference voltage inputs are not fully differential. The ADC12130/2/8 will not generate correct conversions or comparisons if V_{REF}^+ is taken below V_{REF}^- . Correct conversions result when V_{REF}^+ and V_{REF}^- differ by 1V and remain, at all times, between ground and V_A^+ . The V_{REF} common mode range, $(V_{REF}^+ + V_{REF}^-)/2$ is restricted to $(0.1 \times V_A^+)$ to $(0.6 \times V_A^+)$. Therefore, with $V_A^+ = 5V$ the center of the reference ladder should not go below 0.5V or above 3.0V. *Figure 17* is a graphic representation of the voltage restrictions on V_{REF}^+ and V_{REF}^- .




FIGURE 17. V_{REF} Operating Range

4.0 ANALOG INPUT VOLTAGE RANGE

The ADC12130/2/8's fully differential ADC generate a two's complement output that is found by using the equation shown below:

for (12-bit) resolution the Output Code =

$$\frac{(V_{IN}^{+} - V_{IN}^{-}) (4096)}{(V_{REF}^{+} - V_{REF}^{-})}$$

Round off to the nearest integer value between -4096 to 4095 if the result of the above equation is not a whole number.

Examples are shown in the table below:

V _{REF} +	V _{REF} ⁻	V _{IN} +	V _{IN} ⁻	Code Output Digital
+2.5V	+1V	+1.5V	0V	0,1111,1111,1111
+4.096V	0V	+3V	0V	0,1011,1011,1000
+4.096V	0V	+2.499V	+2.500V	1,1111,1111,1111
+4.096V	0V	0V	+4.096V	1,0000,0000,0000

5.0 INPUT CURRENT

At the start of the acquisition window (t_A) a charging current flows into or out of the analog input pins (A/DIN1 and A/DIN2) depending on the input voltage polarity. The analog input pins are CH0–CH7 and COM when A/DIN1 is tied to MUXOUT1 and A/DIN2 is tied to MUXOUT2. The peak value of this input current will depend on the actual input voltage applied, the source impedance and the internal multiplexer switch on resistance. With MUXOUT1 tied to A/DIN1 and MUXOUT2 tied to A/DIN2 the internal multiplexer switch on resistance is typically 1.6 k Ω . The A/DIN1 and A/DIN2 mux on resistance is typically 750 Ω .

6.0 INPUT SOURCE RESISTANCE

For low impedance voltage sources (<600 Ω), the input charging current will decay, before the end of the S/H's acquisition time of 2 µs (10 CCLK periods with f_{CK} = 5 MHz), to a value that will not introduce any conversion errors. For high source impedances, the S/H's acquisition time can be increased to 18 or 34 CCLK periods. For less ADC accuracy and/or slower CCLK frequencies the S/H's acquisition time may be decreased to 6 CCLK periods. To determine the number of clock periods (N_c) required for the acquisition time with a specific source impedance for the various resolutions the following equations can be used:

12 Bit + Sign
$$N_C = [R_S + 2.3] \times f_{CK} \times 0.824$$

Where f_{CK} is the conversion clock (CCLK) frequency in MHz and R_S is the external source resistance in $k\Omega$. As an example, operating with a resolution of 12 Bits + sign, a 5 MHz clock frequency and maximum acquisition time of 34 conversion clock periods the ADC's analog inputs can handle a source impedance as high as 6 $k\Omega$. The acquisition time may also be extended to compensate for the settling or response time of external circuitry connected between the MUXOUT and A/DIN pins.

An acquisition is started by a falling edge of SCLK and ends with a rising edge of CCLK (see timing diagrams). If SCLK and CCLK are asynchronous one extra CCLK clock period may be inserted into the programmed acquisition time for synchronization. Therefore, with asynchronous SCLK and CCLK, the acquisition time will change from conversion to conversion.

7.0 INPUT BYPASS CAPACITANCE

External capacitors (0.01 μ F-0.1 μ F) can be connected between the analog input pins, CH0-CH7, and analog ground to filter any noise caused by inductive pickup associated with long input leads. These capacitors will not degrade the conversion accuracy.

8.0 NOISE

The leads to each of the analog multiplexer input pins should be kept as short as possible. This will minimize input noise and clock frequency coupling that can cause conversion errors. Input filtering can be used to reduce the effects of the noise sources.

9.0 POWER SUPPLIES

Noise spikes on the V_A⁺ and V_D⁺ supply lines can cause conversion errors; the comparator will respond to the noise. The ADC is especially sensitive to any power supply spikes that occur during the auto-zero or linearity correction. The minimum power supply bypassing capacitors recommended are low inductance tantalum capacitors of 10 μ F or greater paralleled with 0.1 μ F monolithic ceramic capacitors. More or different bypassing may be necessary depending on the overall system requirements. Separate bypass capacitors should be used for the V_A⁺ and V_D⁺ supplies and placed as close as possible to these pins.

10.0 GROUNDING

The ADC12130/2/8's performance can be maximized through proper grounding techniques. These include the use of separate analog and digital areas of the board with analog and digital components and traces located only in their respective areas. Bypass capacitors of 0.01 μ F and 0.1 μ F surface mount capacitors and a 10 μ F are recommended at

Application Information (Continued)

each of the power supply pins for best performance. These capacitors should be located as close to the bypassed pin as practical, especially the smaller value capacitors.

11.0 CLOCK SIGNAL LINE ISOLATION

The ADC12130/2/8's performance is optimized by routing the analog input/output and reference signal conductors as far as possible from the conductors that carry the clock signals to the CCLK and SCLK pins. Maintaining a separation of at least 7 to 10 times the height of the clock trace above its reference plane is recommended.

12.0 THE CALIBRATION CYCLE

A calibration cycle needs to be started after the power supplies, reference, and clock have been given enough time to stabilize after initial turn-on. During the calibration cycle, correction values are determined for the offset voltage of the sampled data comparator and any linearity and gain errors. These values are stored in internal RAM and used during an analog-to-digital conversion to bring the overall full-scale, offset, and linearity errors down to the specified limits. Full-scale error typically changes ± 0.4 LSB over temperature and linearity error changes even less; therefore it should be necessary to go through the calibration cycle only once after power up if the Power Supply Voltage and the ambient temperature do not change significantly (see the curves in the Typical Performance Characteristics).

13.0 THE AUTO-ZERO CYCLE

To correct for any change in the zero (offset) error of the A/D, the auto-zero cycle can be used. It may be desirable to do an auto-zero cycle whenever the ambient temperature or the power supply voltage change significantly. (See the curves titled "Zero Error Change vs. Ambient Temperature" and "Zero Error Change vs. Supply Voltage" in the Typical Performance Characteristics.)

14.0 DYNAMIC PERFORMANCE

Many applications require the A/D converter to digitize AC signals, but the standard DC integral and differential nonlinearity specifications will not accurately predict the A/D converter's performance with AC input signals. The important specifications for AC applications reflect the converter's ability to digitize AC signals without significant spectral errors and without adding noise to the digitized signal. Dynamic characteristics such as signal-to-noise (S/N), signal-to-noise + distortion ratio (S/(N + D)), effective bits, full power bandwidth, aperture time and aperture jitter are quantitative measures of the A/D converter's capability.

An A/D converter's AC performance can be measured using Fast Fourier Transform (FFT) methods. A sinusoidal waveform is applied to the A/D converter's input, and the transform is then performed on the digitized waveform. S/(N + D) and S/N are calculated from the resulting FFT data, and a spectral plot may also be obtained. Typical values for S/N are shown in the table of Electrical Characteristics, and spectral plots of S/(N + D) are included in the typical performance curves.

The A/D converter's noise and distortion levels will change with the frequency of the input signal, with more distortion and noise occurring at higher signal frequencies. This can be seen in the S/(N + D) versus frequency curves. These curves will also give an indication of the full power bandwidth (the frequency at which the S/(N + D) or S/N drops 3 dB).

Effective number of bits can also be useful in describing the A/D's noise and distortion performance. An ideal A/D converter will have some amount of quantization noise, determined by its resolution, and no distortion, which will yield an optimum S/(N + D) ratio given by the following equation:

 $S/(N + D) = (6.02 \times n + 1.76) dB$

where "n" is the A/D's resolution in bits.


Since the ideal A/D converter has no distortion, the effective bits of a real A/D converter, therefore, can be found by:

n(effective) = ENOB = (S/(N + D) - 1.76 / 6.02)

As an example, this device with a differential signed 5V, 1 kHz sine wave input signal will typically have a S/N of 77 dB, which is equivalent to 12.5 effective bits.

15.0 AN RS232 SERIAL INTERFACE

Shown on the following page is a schematic for an RS232 interface to any IBM and compatible PCs. The DTR, RTS, and CTS RS232 signal lines are buffered via level translators and connected to the ADC12138's DI, SCLK, and DO pins, respectively. The D flip-flop is used to generate the \overline{CS} signal.



Note: V_A^+ , V_D^+ , and V_{REF}^+ on the ADC12138 each have 0.01 μ F and 0.1 μ F chip caps, and 10 μ F tantalum caps. All logic devices are bypassed with 0.1 μ F caps.

The assignment of the RS232 port is shown below

		B7	B6	B5	B4	B3	B2	B1	B0	
I COM1 F	Input Address	3FE	Х	Х	Х	CTS	Х	Х	Х	Х
	Output Address	3FC	Х	Х	Х	0	Х	Х	RTS	DTR

A sample program, written in Microsoft QuickBasic, is shown on the next page. The program prompts for data mode select instruction to be sent to the A/D. This can be found from the Mode Programming table shown earlier. The data should be entered in "1"s and "0"s as shown in the table with DI0 first. Next, the program prompts for the number of SCLKs required for the programmed mode select instruction. For instance, to send all "0"s to the A/D, selects CH0 as the +input, CH1 as the –input, 12-bit conversion, and 13-bit MSB first data output format (if the sign bit was not turned off by a previous instruction). This would require 13 SCLK periods since the output data format is 13 bits.


The ADC powers up with No Auto Cal, No Auto Zero, 10 CCLK Acquisition Time, 12-bit conversion, data out with

sign, power up, 12- or 13-bit MSB First, and user mode. Auto Cal, Auto Zero, Power Up and Power Down instructions do not change these default settings. The following power up sequence should be followed:


- 1. Run the program
- 2. Prior to responding to the prompt apply the power to the ADC12138
- 3. Respond to the program prompts

It is recommended that the first instruction issued to the ADC12138 be Auto Cal (see Section 1.1).


Application Information (Continued) **Code Listing:** 'variables DOL=Data Out word length, DI=Data string for A/D DI input, ' DO=A/D result string 'SET CS# HIGH OUT &H3FC, (&H2 OR INP (&H3FC) 'set RTS HIGH OUT &H3FC, (&HFE AND INP(&H3FC) 'SET DTR LOW OUT &H3FC, (&HFD AND INP (&H3FC) 'SET RTS LOW OUT &H3FC, (&HEF AND INP(&H3FC)) 'set B4 low 10 LINE INPUT <&ldquo>DI data for ADC12138 (see Mode Table on data sheet)"; DI\$ INPUT <&ldquo>ADC12138 output word length (12,13,16 or 17)"; DOL 20 'SET CS# HIGH OUT &H3FC, (&H2 OR INP (&H3FC) 'set RTS HIGH OUT &H3FC, (&HFE AND INP(&H3FC) 'SET DTR LOW OUT &H3FC, (&HFD AND INP (&H3FC) 'SET RTS LOW 'SET CS# LOW OUT &H3FC, (&H2 OR INP (&H3FC) 'set RTS HIGH 'SET DTR HIGH OUT &H3FC, (&H1 OR INP(&H3FC) OUT &H3FC, (&HFD AND INP (&H3FC) 'SET RTS LOW 'reset DO variable DO\$=<&ldquo> " 'SET DTR HIGH OUT &H3FC, (&H1 OR INP(&H3FC) 'SCLK low OUT &H3FC, (&HFD AND INP(&H3FC)) FOR N = 1 TO 8Temp\$ = MID\$(DI\$, N, 1)IF Temp\$=<&ldquo>0" THEN OUT &H3FC, (&H1 OR INP(&H3FC)) ELSE OUT &H3FC, (&HFE AND INP(&H3FC)) END IF 'out DI OUT &H3FC, (&H2 OR INP(&H3FC)) 'SCLK high IF (INP(&H3FE) AND 16) = 16 THEN DO\$ = DO\$ + <&ldquo>0" ELSE DO\$ = DO\$ + <&ldquo>1" END IF 'Input DO 'SET DTR HIGH OUT &H3FC, (&H1 OR INP(&H3FC) OUT &H3FC, (&HFD AND INP(&H3FC)) 'SCLK low NEXT N IF DOL > 8 THEN FOR N=9 TO DOL OUT &H3FC, (&H1 OR INP(&H3FC) 'SET DTR HIGH OUT &H3FC, (&HFD AND INP(&H3FC)) 'SCLK low OUT &H3FC, (&H2 OR INP(&H3FC)) 'SCLK high IF (INP(&H3FE) AND &H1O) = &H1O THEN DO\$ = DO\$ + <&ldquo>0" ELSE DO\$ = DO\$ + <&ldquo>1"END TF NEXT N END IF OUT &H3FC, (&HFA AND INP(&H3FC)) 'SCLK low and DI high FOR N = 1 TO 500 NEXT N PRINT DO\$ INPUT <&ldquo>Enter <&ldquo>C" to convert else <&ldquo>RETURN" to alter DI data"; s\$ IF s\$ = <&ldquo>C" OR s\$ = <&ldquo>c" THEN GOTO 20 ELSE GOTO 10 END IF END







www.national.com



Notes

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain

no "Banned Substances" as defined in CSP-9-111S2. Leadfree products are RoHS compliant.

BANNED SUBSTANCE COMPLIANCE



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959
 National Semiconductor

 Europe Customer Support Center

 Fax: +49 (0) 180-530 85 86

 Email: europe.support@nsc.com

 Deutsch Tel: +49 (0) 69 9508 6208

 English Tel: +44 (0) 870 24 0 2171

 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560