

# ANALOG 1 pF Off Capacitance, 1 pC Charge Injection, DEVICES ±15 V/12 V iCMOSTM Quad SPST Switches

**Preliminary Technical Data** 

# ADG1211/ADG1212/ADG1213

#### **FEATURES**

2 pF off capacitance 1 pC charge injection 33 V supply range 150  $\Omega$  on resistance Fully specified at +12 V, ±15 V No V<sub>L</sub> supply required 3 V logic-compatible inputs Rail-to-rail operation 16-lead TSSOP and 16-lead LFCSP packages Typical power consumption: <0.03 μW

#### **APPLICATIONS**

**Automatic test equipment Data aquisition systems Battery-powered systems** Sample-and-hold systems **Audio signal routing** Video signal routing **Communication systems** 

#### **GENERAL DESCRIPTION**

The ADG1211/ADG1212/ADG1213 are monolithic CMOS devices containing four independently selectable switches designed on an iCMOS process. iCMOS (industrial-CMOS) is a modular manufacturing process combining high voltage CMOS (complementary metal-oxide semiconductor) and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 30 V operation in a footprint that no previous generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional CMOS processes, iCMOS components can tolerate high supply voltages, while providing increased performance, dramatically lower power consumption, and reduced package size.

The ultralow capacitance and charge injection of these switches make them ideal solutions for data acquisition and sample-andhold applications, where low glitch and fast settling are required. Fast switching speed coupled with high signal bandwidth make the parts suitable for video signal switching.

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

iCMOS construction ensures ultralow power dissipation, making the parts ideally suited for portable and batterypowered instruments.

The ADG1211/ADG1212/ADG1213 contain four independent single-pole/single-throw (SPST) switches. The ADG1211 and ADG1212 differ only in that the digital control logic is inverted. The ADG1211 switches are turned on with Logic 0 on the appropriate control input, while Logic 1 is required for the ADG1212. The ADG1213 has two switches with digital control logic similar to that of the ADG1211; the logic is inverted on the other two switches. Each switch conducts equally well in both directions when on, and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked.

The ADG1213 exhibits break-before-make switching action for use in multiplexer applications. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

#### PRODUCT HIGHLIGHTS

- 2 pF off capacitance (±15 V supply).
- 1 pC charge injection.
- 3 V logic-compatible digital inputs:  $V_{IH}$  = 2.0 V,  $V_{IL}$  = 0.8 V.
- No V<sub>L</sub> logic power supply required.
- Ultralow power dissipation: <0.03 μW. 5.
- 16-lead TSSOP and 4 mm × 4 mm LFCSP packages.

# **Preliminary Technical Data**

### **TABLE OF CONTENTS**

Specifications3	Terminology	8
Single Supply		
Absolute Maximum Ratings 6	Test Circuits	12
ESD Caution	Outline Dimensions	14
Pin Configurations and Function Descriptions	Ordering Guide	14

#### **REVISION HISTORY**

11/04—Revision PrE: Preliminary Version

### **SPECIFICATIONS**

### **SINGLE SUPPLY**

 $V_{\text{DD}}$  = 15 V  $\pm$  10%,  $V_{\text{SS}}$  = -15 V, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	25°C	85°C	Y Version <sup>1</sup>	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$V_{DD}$ to $V_{SS}$	V	
On Resistance (R <sub>ON</sub> )	120	160	180	Ω typ	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}; \text{ Figure 20}$
				Ωmax	
On Resistance Match between	5			Ωtyp	$V_S = \pm 10 \text{ V}$ , $I_S = -10 \text{ mA}$
Channels (ΔR <sub>ON</sub> )				71	
				Ω max	
On Resistance Flatness (RFLAT(ON))	25			Ωtyp	$V_S = -5 \text{ V/0 V/+5 V}; I_S = -10 \text{ mA}$
			50	Ωmax	
LEAKAGE CURRENTS					$V_{DD} = +10 \text{ V}, V_{SS} = -10 \text{ V}$
Source Off Leakage, I <sub>s</sub> (Off)	±0.01			nA typ	$V_S = 0 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/0 \text{ V}; \text{ Figure 21}$
-	±0.5	±1	±5	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.01			nA typ	$V_S = 0 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/0 \text{ V}; \text{ Figure 21}$
, , , , , , , , , , , , , , , , , , ,				71	
	±0.5	±1	±5	nA max	
					V V 0V 10V F: 22
Channel On Leakage, I <sub>D</sub> , I <sub>S</sub> (On)	±0.04			nA typ	$V_S = V_D = 0 \text{ V or } 10 \text{ V; Figure } 22$
	±1			nA max	
		±2	±5	TIJ T T T T T T	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.005		±2.5	μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
			±0.5	μA max	
Digital Input Capacitance, C <sub>IN</sub>	5			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
ton	50			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
				ns max	$V_{S} = \pm 10 \text{ V}$ ; Figure 23
toff	15			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
				ns max	$V_S = \pm 10 \text{ V}$ ; Figure 23
Break-before-Make Time Delay, t <sub>D</sub>	15			ns typ	$R_L = 300 \Omega,  C_L = 35  pF$
·			1	ns min	$V_{S1} = V_{S2} = 10 \text{ V}$ ; Figure 24
Charge Injection	1			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; Figure 25$
Off Isolation	75			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 26
Channel-to-Channel Crosstalk	85			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 27
Total Harmonic Distortion + Noise	0.002			% typ	$R_L = 600 \Omega$ , 5 V rms, $f = 20 Hz$ to 20 kHz
–3 dB Bandwidth	700			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 28
C <sub>s</sub> (Off)	2			pF typ	
C <sub>D</sub> (Off)	2			pF typ	
C <sub>D</sub> , C <sub>S</sub> (On)	4			pF typ	
POWER REQUIREMENTS	'			י יי	$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
I <sub>DD</sub>	0.001			μA typ	Digital Inputs = $0 \text{ V or V}_{DD}$
טטו	0.001		5.0	μΑ typ μΑ max	Digital ilipats – 0 v oli voo
laa	0.001		3.0	1 -	Digital Inputs = 5 V
I <sub>DD</sub>	0.001		5.0	μA typ	Digital iliputs – 3 v
1	0.001		5.0	μA max	Digital Inquits 0.V = V
Iss	0.001		5.0	μA typ	Digital Inputs = $0 \text{ V or V}_{DD}$
			5.0	μA max	

# **Preliminary Technical Data**

Parameter	25°C	85°C	Y Version <sup>1</sup>	Unit	Test Conditions/Comments
$I_{GND}$	0.001			μA typ	Digital Inputs = 0 V or V <sub>DD</sub>
			5.0	μA max	
$I_{GND}$	0.001			μA typ	Digital Inputs = 5 V
			5.0	μA max	

 $V_{\text{DD}}$  = 12 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	25°C	85°C	Y Version <sup>1</sup>	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	V	
On Resistance (RoN)	220	250		Ωtyp	$V_S = +10 \text{ V}, I_S = -10 \text{ mA}; \text{ Figure 20}$
				Ω max	
On Resistance Match between Channels ( $\Delta R_{ON}$ )	1			Ωtyp	$V_S = +10 \text{ V}, I_S = -10 \text{ mA}$
				Ω max	
On -Resistance Flatness (RFLAT(ON))	12			Ω typ	$V_S = -5 \text{ V/0 V/+5 V}, I_S = -10 \text{ mA}$
LEAKAGE CURRENTS					V <sub>DD</sub> = 12 V
Source Off Leakage, Is (Off)	±0.01			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/0 \text{ V}; Figure 21$
	±0.5		±2.5	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.01			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/0 \text{ V}; \text{ Figure 21}$
_	±0.5		±2.5	nA max	
Channel On Leakage, ID, Is (On)	±0.04			nA typ	$V_S = V_D = 1 \text{ V or } 10 \text{ V; Figure } 22$
3,7,7,	±1		±5	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.001			μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
·			±0.5	μA max	
Digital Input Capacitance, C <sub>IN</sub>	5			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
ton	50			ns typ	$R_L = 300 \Omega,  C_L = 35  pF$
				ns max	V <sub>s</sub> = 8 V; Figure 23
toff	15			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
				ns max	$V_S = 8 \text{ V}$ ; Figure 23
Break-before-Make Time Delay, t <sub>D</sub>	15			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
,			1	ns min	$V_{S1} = V_{S2} = 8 \text{ V}$ ; Figure 24
Charge Injection	5			pC typ	$V_S = 0 \text{ V, } R_S = 0 \Omega, C_L = 1 \text{ nF; Figure 25}$
Off Isolation	75			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 267
Channel-to-Channel Crosstalk	85			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 27
–3 dB Bandwidth	100			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 28
C <sub>s</sub> (Off)	2			pF typ	
C <sub>D</sub> (Off)	2			pF typ	
C <sub>D</sub> , C <sub>s</sub> (On)	4			pF typ	

 $<sup>^1</sup>$  Temperature range for Y Version is  $-40^\circ\text{C}$  to  $+125^\circ\text{C}.$   $^2$  Guaranteed by design, not subject to production test.

# ADADG1211/ADG1212/ADG1213

Parameter	25°C	85°C	Y Version <sup>1</sup>	Unit	Test Conditions/Comments
POWER REQUIREMENTS					V <sub>DD</sub> = 13.2 V
$I_{DD}$	0.001		5.0	μΑ typ μΑ max	Digital Inputs = 0 V or V <sub>DD</sub>
I <sub>DD</sub>	0.001		5.0	μΑ typ μΑ max	Digital Inputs = 5 V

 $<sup>^1</sup>$  Temperature range for Y Version is  $-40^\circ\text{C}$  to  $+125^\circ\text{C}.$   $^2$  Guaranteed by design, not subject to production test.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 3

Table 3.	
Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub>	35 V
$V_{DD}$ to GND	−0.3 V to +25 V
V <sub>ss</sub> to GND	+0.3 V to −25 V
Analog Inputs <sup>1</sup>	$V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V}$
Digital Inputs <sup>1</sup>	GND – $0.3 \text{ V}$ to $V_{DD}$ + $0.3 \text{ V}$ or 30 mA, whichever occurs first
Peak Current, S or D	100 mA (pulsed at 1 ms, 10% duty cycle max)
Continuous Current, S or D	30 mA
Operating Temperature Range	
Industrial (B Version)	-40°C to +85°C
Automotive (Y Version)	-40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
16-Lead TSSOP, θ <sub>JA</sub> Thermal Impedance	150.4°C/W
16-Lead LFCSP, θ <sub>JA</sub> Thermal Impedance	30.4°C/W
Lead Temperature, Soldering	
Vapor Phase (60 s)	215°C
Infrared (15 s)	220°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

Table 4. ADG1211/ADG1212 Truth Table

ADG1211 In	ADG1212 In	Switch Condition
0	1	On
1	0	Off

Table 5. ADG1213 Truth Table

Logic	Switch 1, 4	Switch 2, 3
0	Off	On
_1	On	Off

#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



 $<sup>^{\</sup>rm 1}$  Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

### PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. TSSOP Pin Configuration




Figure 3. LFCSP Pin Configuration

#### **Table 6. Pin Function Descriptions**

P	Pin No.			
TSSOP	LFCSP	Mnemonic	Function	
1	15	IN1	Logic Control Input.	
2	16	D1	Drain Terminal. Can be an input or output.	
3	1	S1	Source Terminal. Can be an input or output.	
4	2	V <sub>SS</sub>	Most Negative Power Supply Potential.	
5	3	GND	Ground (0 V) Reference.	
6	4	S4	Source Terminal. Can be an input or output.	
7	5	D4	Drain Terminal. Can be an input or output.	
8	6	IN4	Logic Control Input.	
0	7	IN3	Logic Control Input.	
10	8	D3	Drain Terminal. Can be an input or output.	
11	9	S3	Source Terminal. Can be an input or output.	
12	10	NC	No Connection.	
13	11	$V_{DD}$	Most Positive Power Supply Potential.	
14	12	S2	Source Terminal. Can be an input or output.	
15	13	D2	Drain Terminal. Can be an input or output.	
16	14	IN2	Logic Control Input.	

### **Preliminary Technical Data**

### **TERMINOLOGY**

 $I_{DD}$ 

The positive supply current.

 $\mathbf{I}_{SS}$ 

The negative supply current.

 $V_D(V_S)$ 

The analog voltage on Terminals D and S.

 $R_{ON}$ 

The ohmic resistance between D and S.

R<sub>FLAT(ON)</sub>

Flatness is defined as the difference between the maximum and minimum value of on resistance, as measured over the specified analog signal range.

Is (Off)

The source leakage current with the switch off.

I<sub>D</sub> (Off)

The drain leakage current with the switch off.

 $I_D, I_S(On)$ 

The channel leakage current with the switch on.

 $V_{INL}$ 

The maximum input voltage for Logic 0.

 $\mathbf{V}_{\text{INH}}$ 

The minimum input voltage for Logic 1.

 $I_{INL}(I_{INH})$ 

The input current of the digital input.

Cs (Off)

The off switch source capacitance, measured with reference to ground.

C<sub>D</sub> (Off)

The off switch drain capacitance, measured with reference to ground.

 $C_D$ ,  $C_S$  (On)

The on switch capacitance, measured with reference to ground.

 $C_{IN}$ 

The digital input capacitance.

ton

The delay between applying the digital control input and the output switching on. See Figure 23.

toff

The delay between applying the digital control input and the output switching off.

**Charge Injection** 

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Off Isolation

A measure of unwanted signal coupling through an off switch.

Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

Bandwidth

The frequency at which the output is attenuated by 3 dB.

On Response

The frequency response of the on switch.

**Insertion Loss** 

The loss due to the on resistance of the switch.

### TYPICAL PERFORMANCE CHARACTERISTICS

TBD

Figure 4. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Single Supply



Figure 5. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Dual Supply



Figure 6. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Single Supply



Figure 7. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Single Supply



Figure 8. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Dual Supply



Figure 9. Leakage Currents as a Function of  $V_D$  ( $V_S$ )

**TBD**Figure 10. Leakage Currents as a Function of  $V_D$  ( $V_S$ )

TBD

Figure 11. Leakage Currents as a Function of  $V_D$  ( $V_S$ )

TBD

Figure 12. Leakage Currents as a Function of Temperature

TBD

Figure 13. Leakage Currents as a Function of Temperature

TBD

Figure 14. Supply Current vs. Input Switching Frequency

**TBD** 

Figure 15. Charge Injection vs. Source Voltage

TBD

Figure 16.  $T_{ON}/T_{OFF}$  Times vs. Temperature

TBD

Figure 17. Off Isolation vs. Frequency

TBD

Figure 18. Crosstalk vs. Frequency

TBD

Figure 19. On Response vs. Frequency

### **TEST CIRCUITS**




Figure 20. Test Circuit 1—On Resistance




Figure 21. Test Circuit 2—Off Leakage




Figure 22. Test Circuit 3 —On Leakage




Figure 23. Test Circuit 4—Switching Times




Figure 24. Test Circuit 5—Break Before Make Time Delay




Figure 25. Test Circuit 6—Charge Injection

# ADADG1211/ADG1212/ADG1213




Figure 26. Test Circuit 7—Off Isolation




Figure 27. Test Circuit 8—Channel-to-Channel Crosstalk






Figure 28. Test Circuit 9—Bandwidth

### **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-153AB

Figure 29. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters



#### COMPLIANT TO JEDEC STANDARDS MO-220-VGGC

Figure 30. 16-Lead Lead Frame Chip Scale Package [VQ\_LFCSP] 4 mm × 4 mm Body, Very Thin Quad (CP-16-4) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADG1211YRU	−40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1211YCP	−40°C to +125°C	Lead Frame Chip Scale Package (LFCSP)	CP-16-4
ADG1212YRU	-40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1212YCP	-40°C to +125°C	Lead Frame Chip Scale Package (LFCSP)	CP-16-4
ADG1213YRU	−40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1213YCP	−40°C to +125°C	Lead Frame Chip Scale Package (LFCSP)	CP-16-4

ADADG1211/ADG1212/ADG1213

# NOTES

**NOTES** 

