



**ANALOG
DEVICES**

±15 V/12 V Quad SPST Switches

ADG1311/ADG1312/ADG1313

FEATURES

- 33 V supply range**
- Fully specified at +12 V, ±15 V**
- 130 Ω on resistance**
- No V_L supply required**
- 3 V logic-compatible inputs**
- Rail-to-rail operation**
- 16-lead TSSOP and 16-lead SOIC**
- Typical power consumption: <0.03 μW**

APPLICATIONS

- Signal switching**
- Battery-powered systems**
- Communication systems**
- Audio/video signal routing**


GENERAL DESCRIPTION

The ADG1311/ADG1312/ADG1313 are monolithic CMOS devices containing four independently selectable switches designed on a CMOS process.

The ADG1311/ADG1312/ADG1313 contain four independent single-pole/single-throw (SPST) switches. The ADG1311 and ADG1312 differ only in that the digital control logic is inverted. The ADG1311 switches are turned on with Logic 0 on the appropriate control input, while Logic 1 is required for the ADG1312. The ADG1313 has two switches with digital control logic similar to the ADG1311; the logic is inverted on the other two switches. The ADG1313 exhibits break-before-make switching action for use in multiplexer applications.

Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked.

FUNCTIONAL BLOCK DIAGRAM



SWITCHES SHOWN FOR A LOGIC 1 INPUT

05976-001

Figure 1.

PRODUCT HIGHLIGHTS

1. 3 V logic-compatible digital inputs: $V_{IH} = 2.0$ V, $V_{IL} = 0.8$ V.
2. No V_L logic power supply required.
3. 16-lead TSSOP and SOIC packages.

ADG1311/ADG1312/ADG1313

TABLE OF CONTENTS

Features	1	Absolute Maximum Ratings	5
Applications.....	1	ESD Caution.....	5
Functional Block Diagram	1	Pin Configuration and Function Descriptions.....	6
General Description	1	Terminology	7
Product Highlights	1	Typical Performance Characteristics	8
Specifications.....	3	Test Circuits.....	10
Dual Supply	3	Outline Dimensions.....	12
Single Supply	4	Ordering Guide	12

REVISION HISTORY

10/05—Revision 0: Initial Version

ADG1311/ADG1312/ADG1313

SPECIFICATIONS

DUAL SUPPLY

$V_{DD} = 15 \text{ V} \pm 10\%$, $V_{SS} = -15 \text{ V} \pm 10\%$, $GND = 0 \text{ V}$, unless otherwise noted.

Table 1.

Parameter	Y Version ¹		Unit	Test Conditions/Comments
	25°C	-40°C to +105°C		
ANALOG SWITCH				
Analog Signal Range		V_{DD} to V_{SS}	V	
On Resistance (R_{ON})	130 200	230	Ω typ Ω max	$V_s = \pm 10 \text{ V}$, $I_s = -1 \text{ mA}$; Figure 10 $V_{DD} = +13.5 \text{ V}$, $V_{SS} = -13.5 \text{ V}$
On Resistance Match Between Channels (ΔR_{ON})	5		Ω typ	$V_s = \pm 10 \text{ V}$, $I_s = -1 \text{ mA}$
On Resistance Flatness ($R_{FLAT(ON)}$)	10 25 65		Ω max Ω typ Ω max	$V_s = -5 \text{ V}/0 \text{ V}/+5 \text{ V}$; $I_s = -1 \text{ mA}$
LEAKAGE CURRENTS				
Source Off Leakage, I_s (Off)	± 10		nA typ	$V_{DD} = +16.5 \text{ V}$, $V_{SS} = -16.5 \text{ V}$
Drain Off Leakage, I_D (Off)	± 10		nA typ	$V_s = \pm 10 \text{ V}$, $V_D = \mp 10 \text{ V}$; Figure 11
Channel On Leakage, I_D , I_s (On)	± 10		nA typ	$V_s = \pm 10 \text{ V}$, $V_D = \mp 10 \text{ V}$; Figure 11 $V_s = V_D = \pm 10 \text{ V}$; Figure 12
DIGITAL INPUTS				
Input High Voltage, V_{INH}		2.0	V min	
Input Low Voltage, V_{INL}		0.8	V max	
Input Current, I_{INL} or I_{INH}	0.005	± 0.1	μA typ μA max	$V_{IN} = V_{INL}$ or V_{INH}
Digital Input Capacitance, C_{IN}	2.5		pF typ	
DYNAMIC CHARACTERISTICS ²				
t_{ON}	105		ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$
	125	180	ns max	$V_s = +10 \text{ V}$; Figure 13
t_{OFF}	40		ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$
	50	60	ns max	$V_s = +10 \text{ V}$; Figure 13
Break-Before-Make Time Delay, t_D (ADG1313 Only)	25	10	ns typ ns min	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$ $V_{S1} = V_{S2} = 10 \text{ V}$; Figure 14
Charge Injection	2		pC typ	$V_s = 0 \text{ V}$, $R_s = 0 \Omega$, $C_L = 1 \text{ nF}$; Figure 15
Off Isolation	80		dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; Figure 16
Channel-to-Channel Crosstalk	90		dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; Figure 17
-3 dB Bandwidth	600		MHz typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$; Figure 18
C_S (Off)	5		pF typ	
C_D (Off)	5		pF typ	
C_D , C_S (On)	10		pF typ	
POWER REQUIREMENTS				
I_{DD}	0.001		μA typ	$V_{DD} = +16.5 \text{ V}$, $V_{SS} = -16.5 \text{ V}$
		1.0	μA max	Digital inputs = 0 V or V_{DD}
I_{DD}	220	320	μA typ μA max	Digital inputs = 5 V
I_{SS}	0.001	1.0	μA typ μA max	Digital inputs = 0 V or V_{DD}
I_{SS}	0.001	1.0	μA typ μA max	Digital inputs = 5 V

¹ Temperature range for Y Version is -40°C to $+105^\circ\text{C}$.

² Guaranteed by design, not subject to production test.

ADG1311/ADG1312/ADG1313

SINGLE SUPPLY

$V_{DD} = 12 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $GND = 0 \text{ V}$, unless otherwise noted.

Table 2.

Parameter	25°C	Y Version ¹ –40°C to +105°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		0 V to V_{DD}	V	
On Resistance (R_{ON})	325 500	520	Ω typ Ω max	$V_S = 0 \text{ V} - 10 \text{ V}$, $I_S = -1 \text{ mA}$; Figure 10 $V_{DD} = 10.8 \text{ V}$, $V_{SS} = 0 \text{ V}$
On Resistance Match Between Channels (ΔR_{ON})	10		Ω typ	$V_S = 0 \text{ V} - 10 \text{ V}$, $I_S = -1 \text{ mA}$
On Resistance Flatness ($R_{FLAT(ON)}$)	15 65		Ω max Ω typ	$V_S = +3 \text{ V}/+6 \text{ V}/+9 \text{ V}$, $I_S = -1 \text{ mA}$
LEAKAGE CURRENTS				
Source Off Leakage, I_S (Off)	± 10		nA typ	$V_{DD} = 13.2 \text{ V}$, $V_{SS} = 0 \text{ V}$
Drain Off Leakage, I_D (Off)	± 10		nA typ	$V_S = +1 \text{ V}/+10 \text{ V}$, $V_D = +10 \text{ V}/+1 \text{ V}$; Figure 11
Channel On Leakage, I_D , I_S (On)	± 10		nA typ	$V_S = +1 \text{ V}/+10 \text{ V}$, $V_D = +10 \text{ V}/+1 \text{ V}$; Figure 11 $V_S = V_D = +1 \text{ V}$ or $+10 \text{ V}$; Figure 12
DIGITAL INPUTS				
Input High Voltage, V_{INH}		2.0	V min	
Input Low Voltage, V_{INL}		0.8	V max	
Input Current, I_{INL} or I_{INH}	0.001	± 0.1	μA typ μA max	$V_{IN} = V_{INL}$ or V_{INH}
Digital Input Capacitance, C_{IN}	3		pF typ	
DYNAMIC CHARACTERISTICS ²				
t_{ON}	120 155	210	ns typ ns max	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$ $V_S = 8 \text{ V}$; Figure 13
t_{OFF}	45 65	80	ns typ ns max	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$ $V_S = 8 \text{ V}$; Figure 13
Break-Before-Make Time Delay, t_D (ADG1313 Only)	50	10	ns min ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$ $V_{S1} = V_{S2} = 8 \text{ V}$; Figure 14
Charge Injection	2		pC typ	$V_S = 6 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$; Figure 15
Off Isolation	80		dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; Figure 16
Channel-to-Channel Crosstalk	90		dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; Figure 17
–3 dB Bandwidth	500		MHz typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$; Figure 18
C_S (Off)	5		pF typ	
C_D (Off)	5		pF typ	
C_D , C_S (On)	10		pF typ	
POWER REQUIREMENTS				
I_{DD}	0.001	1.0	μA typ μA max	$V_{DD} = 13.2 \text{ V}$ Digital inputs = 0 V or V_{DD}
I_{DD}	220	320	μA typ μA max	Digital inputs = 5 V

¹ Temperature range for Y Version is –40°C to +105°C.

² Guaranteed by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 3.

Parameter	Rating
V_{DD} to V_{SS}	35 V
V_{DD} to GND	-0.3 V to +25 V
V_{SS} to GND	+0.3 V to -25 V
Analog Inputs ¹	$V_{SS} - 0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$ or 30 mA, whichever occurs first
Digital Inputs ¹	GND - 0.3 V to $V_{DD} + 0.3 \text{ V}$ or 30 mA, whichever occurs first
Peak Current, S or D	100 mA (pulsed at 1 ms, 10% duty cycle max)
Continuous Current per Channel, S or D	25 mA
Operating Temperature Range Automotive	-40°C to +105°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
16-Lead TSSOP, θ_{JA} Thermal Impedance (4-layer board)	112°C/W
16-Lead SOIC, θ_{JA} Thermal Impedance	77°C/W
Reflow Soldering Peak Temperature, Pb free	260°C

¹ Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 4. ADG1311/ADG1312 Truth Table

ADG1311 INx	ADG1312 INx	Switch Condition
0	1	On
1	0	Off

Table 5. ADG1313 Truth Table

ADG1313 INx	Switch 1, 4	Switch 2, 3
0	Off	On
1	On	Off

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



ADG1311/ADG1312/ADG1313

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. SOIC/TSSOP Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	IN1	Logic Control Input.
2	D1	Drain Terminal. Can be an input or output.
3	S1	Source Terminal. Can be an input or output.
4	V _{ss}	Most Negative Power Supply Potential.
5	GND	Ground (0 V) Reference.
6	S4	Source Terminal. Can be an input or output.
7	D4	Drain Terminal. Can be an input or output.
8	IN4	Logic Control Input.
9	IN3	Logic Control Input.
10	D3	Drain Terminal. Can be an input or output.
11	S3	Source Terminal. Can be an input or output.
12	NC	No Connection.
13	V _{DD}	Most Positive Power Supply Potential.
14	S2	Source Terminal. Can be an input or output.
15	D2	Drain Terminal. Can be an input or output.
16	IN2	Logic Control Input.

TERMINOLOGY

I_{DD}

The positive supply current.

I_{SS}

The negative supply current.

V_D (V_S)

The analog voltage on Terminal D and Terminal S.

R_{ON}

The ohmic resistance between D and S.

R_{FLAT(ON)}

Flatness is defined as the difference between the maximum and minimum value of on resistance, as measured over the specified analog signal range.

I_s (Off)

The source leakage current with the switch off.

I_D (Off)

The drain leakage current with the switch off.

I_D, I_s (On)

The channel leakage current with the switch on.

V_{INL}

The maximum input voltage for Logic 0.

V_{INH}

The minimum input voltage for Logic 1.

I_{INL} (I_{INH})

The input current of the digital input.

C_s (Off)

The off switch source capacitance, measured with reference to ground.

C_D (Off)

The off switch drain capacitance, measured with reference to ground.

C_D, C_s (On)

The on switch capacitance, measured with reference to ground.

C_{IN}

The digital input capacitance.

t_{ON}

The delay between applying the digital control input and the output switching on. See Figure 13.

t_{OFF}

The delay between applying the digital control input and the output switching off. See Figure 13.

Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Off Isolation

A measure of unwanted signal coupling through an off switch.

Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

Bandwidth

The frequency at which the output is attenuated by 3 dB.

On Response

The frequency response of the on switch.

Insertion Loss

The loss due to the on resistance of the switch.

ADG1311/ADG1312/ADG1313

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. On Resistance as a Function of V_D (V_S) for Dual Supply




Figure 4. On Resistance as a Function of V_D (V_S) for Single Supply




Figure 5. On Resistance as a Function of V_D (V_S) for Different Temperatures, Dual Supply




Figure 6. On Resistance as a Function of V_D (V_S) for Different Temperatures, Single Supply




Figure 7. T_{ON}/T_{OFF} Times vs. Temperature




Figure 8. Off Isolation vs. Frequency

ADG1311/ADG1312/ADG1313




Figure 9. Crosstalk vs. Frequency

ADG1311/ADG1312/ADG1313

TEST CIRCUITS




Figure 10. Test Circuit 1—On Resistance




Figure 11. Test Circuit 2—Off Leakage




Figure 12. Test Circuit 3 —On Leakage







Figure 13. Test Circuit 4—Switching Times



05676-021



05676-023





Figure 15. Test Circuit 6—Charge Injection



05676-025

ADG1311/ADG1312/ADG1313




Figure 16. Test Circuit 7—Off Isolation




Figure 18. Test Circuit 9—Bandwidth





Figure 17. Test Circuit 8—Channel-to-Channel Crosstalk

ADG1311/ADG1312/ADG1313


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 19. 16-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-16)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-012-AC
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 20. 16-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
(R-16)

Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADG1311YRUZ ¹	-40°C to +105°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1311YRUZ-REEL7 ¹	-40°C to +105°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1311YRZ ¹	-40°C to +105°C	16-Lead Narrow Body Small Outline Package [SOIC_N]	R-16
ADG1311YRZ-REEL7 ¹	-40°C to +105°C	16-Lead Narrow Body Small Outline Package [SOIC_N]	R-16
ADG1312YRUZ ¹	-40°C to +105°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1312YRUZ-REEL7 ¹	-40°C to +105°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1312YRZ ¹	-40°C to +105°C	16-Lead Narrow Body Small Outline Package [SOIC_N]	R-16
ADG1312YRZ-REEL7 ¹	-40°C to +105°C	16-Lead Narrow Body Small Outline Package [SOIC_N]	R-16
ADG1313YRUZ ¹	-40°C to +105°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1313YRUZ-REEL7 ¹	-40°C to +105°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1313YRZ ¹	-40°C to +105°C	16-Lead Narrow Body Small Outline Package [SOIC_N]	R-16
ADG1313YRZ-REEL7 ¹	-40°C to +105°C	16-Lead Narrow Body Small Outline Package [SOIC_N]	R-16

¹Z = Pb-free part.