# ANALOG <br> DEVICES 

## Preliminary Technical Data

## FEATURES

## True rms response detector

Envelope output with peak hold option
Excellent temperature stability
$\pm 0.25 \mathrm{~dB}$ rms detection accuracy vs．temperature
$\pm 0.25 \mathrm{~dB}$ envelope detection accuracy vs．temperature； over the top 15 dB of the input range
Over 30 dB input power dynamic range，inclusive of crest factor，up to 3.8 GHz
RF bandwidths from 800 MHz to 3.8 GHz
Envelope bandwidths of $10 \mathbf{M H z}$
$500 \Omega$ input impedance
Single－supply operation：2．7 V to 3．5 V
Low power： 5 mA at 3 V supply
RoHS compliant

## APPLICATIONS

Power and envelope measurement of W－CDMA，CDMA2000， and QPSK－／QAM－based OFDM，and other complex modulation waveforms
RF transmitter or receiver power and envelope measurement

## GENERAL DESCRIPTION

The ADL5502 is a mean－responding power detector in combination with an envelope detector to accurately determine the crest factor of a modulated signal．It can be used in high frequency receiver and transmitter signal chains from 800 MHz to 3.8 GHz with envelope bandwidths over 10 MHz ．Requiring only a single supply between 2.7 V and 3.5 V ，the detector draws less than 5 mA ．The input is internally ac－coupled and has a nominal input impedance of $500 \Omega$ ．

The rms output is a linear－responding dc voltage with a conversion gain of $2.0 \mathrm{~V} / \mathrm{Vrms}$ at 900 MHz ．The envelope output with a conversion gain of $1.4 \mathrm{~V} / \mathrm{V}$ can be toggled between real－time envelope measurement or peak hold with less than TBD mV droop in over $200 \mu \mathrm{~S}$ ．


The ADL5502 is a highly accurate，easy to use means of determining the peak to average value of complex waveforms． It can be used for crest factor measurements of both simple and complex waveforms，but is particularly useful for measuring high crest factor（high peak－to－rms ratio）signals，such as CDMA2000，W－CDMA，and QPSK／QAM－based OFDM waveforms．The peak hold function allows the capture of short peaks in the envelope with lower sampling rate ADC＇s．

The crest factor detector operates from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and is available in an 8 －ball， $1.5 \mathrm{~mm} \times 1.5 \mathrm{~mm}$ wafer－level chip scale package．It is fabricated on a high $\mathrm{f}_{\mathrm{T}}$ silicon BiCMOS process．

Infomation furnished by Analog Devices is believed to be accurate and reliable．However，no responsibility is assumed by Analog Devices for its use，nor for any infringements of patents or other responsibility is assumed by Analog Devices for its use，nor for any infringements of patents or other
rights of third parties that may result from its use．Specifications subject to change without notice．No license is granted by implication or otherwise under any patent or patent rights of Analog Devices．

## SPECIFICATIONS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=3.0 \mathrm{~V}, \mathrm{R}_{\mathrm{FLT}}=100 \mathrm{nF}$, light condition $\leq 600 \mathrm{LUX}$, unless otherwise noted. Including 50 ohm input termination resistor.
Table 1.

| Parameter | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FREQUENCY RANGE | Input RFIN | 450 |  | 3800 | MHz |
| ```RMS CONVERSION ( \(\mathrm{f}=450 \mathrm{MHz}\) ) Input Impedance Dynamic Range \({ }^{1}\) \(\pm 0.25 \mathrm{~dB}\) Error \({ }^{2}\) \(\pm 1 \mathrm{~dB}\) Error \({ }^{3}\) \(\pm 2 \mathrm{~dB}\) Error \({ }^{3}\) Maximum Input Level Minimum Input Level Conversion Gain Output Intercept \({ }^{4}\) Output Voltage—High Power In Output Voltage—Low Power In``` | Input RFIN to output VRMS <br> CW input, $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{s}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{s}}=3 \mathrm{~V} \end{aligned}$ <br> $\pm 0.25 \mathrm{~dB}$ error <br> $\pm 1 \mathrm{~dB}$ error <br> VRMS $=\left(\right.$ Gain $\left.\times \mathrm{V}_{\text {IN }}\right)+$ Intercept <br> $\mathrm{P}_{\mathrm{IN}}=+5 \mathrm{dBm}, 400 \mathrm{mV} \mathrm{rms}$ <br> $\mathrm{P}_{\text {IN }}=-21 \mathrm{dBm}, 20 \mathrm{mV} \mathrm{rms}$ |  | $\begin{gathered} \text { TBD\|\|TBD } \\ \\ 15 \\ 25 \\ 30 \\ \text { TBD } \\ \text { TBD } \\ 1.82 \\ 0.001 \\ \text { TBD } \\ \text { TBD } \\ \hline \end{gathered}$ |  | $\Omega \\| \mathrm{pF}$ dB dB dB dBm dBm $\mathrm{V} / \mathrm{V}$ rms V V V |
| ```ENVELOPE CONVERSION Dynamic Range \({ }^{1}\) \(\pm 0.25 \mathrm{~dB}^{2}\) Error \(^{2}\) \(\pm 1 \mathrm{~dB}\) Error \({ }^{3}\) Maximum Input Level Minimum Input Level Conversion Gain Output Intercept \({ }^{4}\) Output Voltage—High Power In Output Voltage—Low Power In RMS TO ENVELOPE TRACKING \(\pm 0.25 \mathrm{~dB}\) Error \(\pm 1 \mathrm{~dB}\) Error \(\pm 2 \mathrm{~dB}\) Error``` | Input RFIN to output VENV $\begin{aligned} & \mathrm{CF}=3.5 \mathrm{~dB},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{s}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} \\ & \pm 0.25 \mathrm{~dB} \text { error }^{3} \\ & \pm 1 \mathrm{~dB} \text { error }^{3} \end{aligned}$ <br> $\mathrm{P}_{\mathrm{IN}}=+5 \mathrm{dBm}, 400 \mathrm{mV} \mathrm{rms}$ <br> $\mathrm{P}_{\mathrm{IN}}=-21 \mathrm{dBm}, 20 \mathrm{mV} \mathrm{rms}$ <br> CW input, $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ $\begin{aligned} & \mathrm{V}_{\mathrm{s}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{s}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{s}}=3 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 15 \\ 30 \\ \text { TBD } \\ \text { TBD } \\ 1.4 \\ \text { TBD } \\ \text { TBD } \\ \text { TBD } \\ \\ 15 \\ 25 \\ 30 \end{gathered}$ |  | dB <br> dB <br> dBm <br> dBm <br> V/V <br> V <br> V <br> V <br> dB <br> dB <br> dB |
| ```RMS CONVERSION ( \(\mathrm{f}=800 \mathrm{MHz}\) ) Input Impedance Dynamic Range \({ }^{1}\) \(\pm 0.25 \mathrm{~dB}\) Error \({ }^{2}\) \(\pm 1 \mathrm{~dB}\) Error \({ }^{3}\) \(\pm 2 \mathrm{~dB}\) Error \({ }^{3}\) Maximum Input Level Minimum Input Level Conversion Gain Output Intercept \({ }^{4}\) Output Voltage—High Power In Output Voltage—Low Power In``` | Input RFIN to output VRMS $\begin{aligned} & \text { CW input, }-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} \\ & \pm 0.25 \mathrm{~dB} \text { error } \\ & \pm 1 \mathrm{~dB} \text { error } \\ & \text { VRMS }=\left(\text { Gain } \times \mathrm{V}_{\text {IN }}\right)+\text { Intercept } \\ & \\ & \mathrm{P}_{\text {IN }}=+5 \mathrm{dBm}, 400 \mathrm{mV} \mathrm{rms} \\ & \mathrm{PIN}^{2}=-21 \mathrm{dBm}, 20 \mathrm{mV} \mathrm{rms} \end{aligned}$ |  | $\begin{gathered} 331\|\mid 1.0 \\ \\ 15 \\ 25 \\ 30 \\ \text { TBD } \\ \text { TBD } \\ 1.81 \\ 0.001 \\ \text { TBD } \\ \text { TBD } \end{gathered}$ |  | $\Omega \\| \mathrm{pF}$ dB dB dB dBm dBm $\mathrm{V} / \mathrm{Vrms}$ V V V |


| Parameter | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ```RMS CONVERSION ( \(\mathrm{f}=900 \mathrm{MHz}\) ) Input Impedance Dynamic Range \({ }^{1}\) \(\pm 0.25 \mathrm{~dB}\) Error \({ }^{2}\) \(\pm 1 \mathrm{~dB}\) Error \({ }^{3}\) \(\pm 2 \mathrm{~dB}\) Error \({ }^{3}\) Maximum Input Level Minimum Input Level Conversion Gain Output Intercept \({ }^{4}\) Output Voltage—High Power In Output Voltage—Low Power In``` | Input RFIN to output VRMS <br> CW input, $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ $\begin{aligned} & \mathrm{V}_{\mathrm{s}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{s}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{s}}=3 \mathrm{~V} \\ & \pm 0.25 \mathrm{~dB} \text { error } \\ & \pm 1 \mathrm{~dB} \text { error } \\ & \text { VRMS }=\left(\text { Gain } \times \mathrm{V}_{\text {IN }}\right)+\text { Intercept } \end{aligned}$ <br> $\mathrm{P}_{\mathrm{IN}}=+5 \mathrm{dBm}, 400 \mathrm{mV}$ rms <br> $\mathrm{P}_{\mathrm{IN}}=-21 \mathrm{dBm}, 20 \mathrm{mV} \mathrm{rms}$ |  | $\begin{gathered} 316\|\mid 0.9 \\ 15 \\ 25 \\ 30 \\ \text { TBD } \\ \text { TBD } \\ 1.80 \\ 0.001 \\ \text { TBD } \\ \text { TBD } \\ \hline \end{gathered}$ |  | $\Omega \\| p F$ $d B$ $d B$ $d B$ $d B m$ $d B m$ $V / V$ rms $V$ $V$ $V$ |
| RMS CONVERSION ( $f=1900 \mathrm{MHz}$ ) <br> Input Impedance <br> Dynamic Range ${ }^{1}$ <br> $\pm 0.25 \mathrm{~dB}$ Error ${ }^{2}$ <br> $\pm 1 \mathrm{~dB}$ Error ${ }^{3}$ <br> $\pm 2 \mathrm{~dB}$ Error ${ }^{3}$ <br> Maximum Input Level <br> Minimum Input Level <br> Conversion Gain <br> Output Intercept ${ }^{4}$ <br> Output Voltage—High Power In <br> Output Voltage—Low Power In | Input RFIN to output VRMS $\begin{aligned} & \text { CW input, }-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} \\ & \pm 0.25 \mathrm{~dB} \text { error } \\ & \pm 1 \mathrm{~dB} \text { error } \\ & \text { VRMS }=\left(\text { Gain } \times \mathrm{V}_{\text {IN }}\right)+\text { Intercept } \\ & \mathrm{P}_{\text {IN }}=+5 \mathrm{dBm}, 400 \mathrm{mV} \mathrm{rms} \\ & \mathrm{P}_{\text {IN }}=-21 \mathrm{dBm}, 20 \mathrm{mV} \mathrm{rms} \end{aligned}$ |  | $215\|\mid 0.9$ 15 25 30 TBD TBD 1.75 -0.005 TBD TBD |  | $\Omega \\| p F$ <br> dB <br> dB <br> dB <br> dBm <br> dBm <br> V/V rms <br> V <br> V <br> V |
| ```RMS CONVERSION ( \(\mathrm{f}=2350 \mathrm{MHz}\) ) Input Impedance Dynamic Range \({ }^{1}\) \(\pm 0.25 \mathrm{~dB}\) Error \({ }^{2}\) \(\pm 1 \mathrm{~dB}\) Error \({ }^{3}\) \(\pm 2 \mathrm{~dB}\) Error \(^{3}\) Maximum Input Level Minimum Input Level Conversion Gain Output Intercept \({ }^{4}\) Output Voltage—High Power In Output Voltage—Low Power In``` | Input RFIN to output VRMS <br> CW input, $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ $\begin{aligned} & \mathrm{V}_{\mathrm{s}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{s}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{s}}=3 \mathrm{~V} \end{aligned}$ <br> $\pm 0.25 \mathrm{~dB}$ error <br> $\pm 1 \mathrm{~dB}$ error <br> VRMS $=($ Gain $\times$ ViN $)+$ Intercept <br> $\mathrm{P}_{\mathrm{IN}}=+5 \mathrm{dBm}, 400 \mathrm{mV}$ rms <br> $\mathrm{P}_{\mathrm{IN}}=-21 \mathrm{dBm}, 20 \mathrm{mV} \mathrm{rms}$ |  | TBD\||TBD 15 25 30 TBD TBD 1.56 -0.004 TBD TBD |  | $\Omega \\| p F$ <br> dB <br> dB <br> dB <br> dBm <br> dBm <br> V/V rms <br> V <br> V <br> V |
| RMS CONVERSION ( $\mathrm{f}=2700 \mathrm{MHz}$ ) <br> Input Impedance <br> Dynamic Range ${ }^{1}$ <br> $\pm 0.25 \mathrm{~dB}$ Error ${ }^{2}$ <br> $\pm 1 \mathrm{~dB}$ Error ${ }^{3}$ <br> $\pm 2 \mathrm{~dB}$ Error ${ }^{3}$ <br> Maximum Input Level <br> Minimum Input Level <br> Conversion Gain <br> Output Intercept ${ }^{4}$ <br> Output Voltage—High Power In <br> Output Voltage—Low Power In | Input RFIN to output VRMS $\begin{aligned} & \text { CW input, }-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} \\ & \pm 0.25 \mathrm{~dB} \text { error } \\ & \pm 1 \mathrm{~dB} \text { error } \\ & \text { VRMS }=\left(\text { Gain } \times \mathrm{V}_{\text {IN }}\right)+\text { Intercept } \\ & \mathrm{P}_{\text {IN }}=+5 \mathrm{dBm}, 400 \mathrm{mV} \mathrm{rms} \\ & \mathrm{PIN}^{2}=-21 \mathrm{dBm}, 20 \mathrm{mV} \mathrm{rms} \end{aligned}$ |  | $\begin{gathered} \text { TBD\|\|TBD } \\ \\ 15 \\ 25 \\ 30 \\ \text { TBD } \\ \text { TBD } \\ 1.53 \\ -0.006 \\ \text { TBD } \\ \text { TBD } \end{gathered}$ |  | $\Omega \\| p F$ $d B$ $d B$ $d B$ $d B m$ $d B m$ $V / V r m s$ $V$ $V$ $V$ |


| Parameter | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ```RMS CONVERSION ( \(\mathrm{f}=3500 \mathrm{MHz}\) ) Input Impedance Dynamic Range \({ }^{1}\) \(\pm 0.25 \mathrm{~dB}\) Error \({ }^{2}\) \(\pm 1 \mathrm{~dB}\) Error \({ }^{3}\) \(\pm 2 \mathrm{~dB}\) Error \({ }^{3}\) Maximum Input Level Minimum Input Level Conversion Gain Output Intercept \({ }^{4}\) Output Voltage—High Power In Output Voltage—Low Power In``` | Input RFIN to output VRMS $\begin{aligned} & \text { CW input, }-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{s}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} \\ & \pm 0.25 \mathrm{~dB} \text { error } \\ & \pm 1 \mathrm{~dB} \text { error } \\ & \text { VRMS }=\left(\text { Gain } \times \mathrm{V}_{\text {IN }}\right)+\text { Intercept } \\ & \mathrm{P}_{\text {IN }}=+5 \mathrm{dBm}, 400 \mathrm{mV} \mathrm{rms} \\ & \mathrm{PIN}^{2}=-21 \mathrm{dBm}, 20 \mathrm{mV} \mathrm{rms} \end{aligned}$ |  | $\begin{gathered} \text { TBD\|\|TBD } \\ \\ 15 \\ 25 \\ 30 \\ \text { TBD } \\ \text { TBD } \\ 1.33 \\ -0.005 \\ \text { TBD } \\ \text { TBD } \end{gathered}$ |  | $\Omega \\| p F$ <br> dB <br> dB <br> dB <br> dBm <br> dBm <br> V/V rms <br> V <br> V <br> V |
| VRMS OUTPUT <br> Output Offset <br> Response time <br> Available Output Current | Pin VRMS <br> No signal at RFIN <br> 5 dB Step, $10 \%$ to $90 \%$ of settling level, no filter cap |  | $\begin{gathered} 150 \\ 15 \\ 3 \end{gathered}$ |  | mV $\mu \mathrm{S}$ mA |
| VENV OUTPUT <br> Envelope Modulation Bandwidth Maximum Output Voltage <br> Output Offset Response time <br> Available Output Current | Pin VENV $\mathrm{V}_{\mathrm{s}}=2.7 \mathrm{~V}, \mathrm{R}_{\mathrm{LOAD}} \geq 10 \mathrm{k} \Omega$ <br> No signal at RFIN <br> 5 dB Step, $10 \%$ to $90 \%$ of settling level, no filter cap | 5 | $\begin{gathered} 10 \\ 1.5 \\ \text { TBD } \\ \text { TBD } \\ \\ 3 \end{gathered}$ |  | MHz <br> V <br> mV <br> $\mu \mathrm{S}$ <br> mA |
| PEAK HOLD |  |  |  |  |  |
| Hold Time |  | 100 | 200 |  | $\mu \mathrm{S}$ |
| Hold Voltage Drop |  |  | TBD |  | $\mathrm{mV} / \mu \mathrm{S}$ |
| CONTROL INTERFACE <br> Logic Level to, Real Time Envelope, HI Input Current when HI Logic Level for Peak Hold Condition, LO Enable Time Disable Time | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 3.5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C} \\ & 2.7 \mathrm{~V} \text { at } \mathrm{ENBL},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 3.5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C} \\ & \mathrm{C}_{\text {FLTR }}=\mathrm{Open}, 0 \mathrm{dBm} \text { at RFIN } \\ & \text { C FLTR }=100 \mathrm{nF}, 0 \mathrm{dBm} \text { at RFIN } \end{aligned}$ | 1.8 -0.5 | $\begin{aligned} & 0.05 \\ & \\ & \text { TBD } \\ & \text { TBD } \end{aligned}$ | $\begin{gathered} V_{\text {Pos }} \\ 0.1 \\ +0.5 \end{gathered}$ | V <br> $\mu \mathrm{A}$ <br> V <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| ENABLE INTERFACE <br> Logic Level to Enable Power, HI Condition Input Current when HI Logic Level to Disable Power, LO Condition Power-Up Response Time ${ }^{5}$ | Pin ENBL $\begin{aligned} & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 3.5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C} \\ & 2.5 \mathrm{~V} \text { at } \mathrm{ENBL},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 3.5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C} \\ & \mathrm{C}_{\text {FLTR }}=\mathrm{Open}, 0 \mathrm{dBm} \text { at RFIN } \\ & \mathrm{C}_{\text {FLTR }}=100 \mathrm{nF}, 0 \mathrm{dBm} \text { at RFIN } \end{aligned}$ | 1.8 -0.5 | 0.05 <br> TBD <br> TBD | $\begin{gathered} \mathrm{V}_{\text {Pos }} \\ 0.1 \\ +0.5 \end{gathered}$ | V <br> $\mu \mathrm{A}$ <br> V <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| POWER SUPPLIES <br> Operating Range <br> Quiescent Current Disable Current | $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ <br> No signal at RFIN ${ }^{6}$ <br> ENBL in LO Condition, no signal at RFIN | 2.5 | $\begin{gathered} 5.0 \\ <\text { TBD } \end{gathered}$ | $\begin{gathered} 3.5 \\ 5 \end{gathered}$ | V <br> mA <br> $\mu \mathrm{A}$ |

[^0]
## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage $\mathrm{V}_{\mathrm{S}}$ | 3.5 V |
| VRMS, VPK/ENV, ENBL, PK/ENV | $0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}$ |
| RFIN | 1.25 V rms |
| Equivalent Power, re $50 \Omega$ | 15 dBm |
| Internal Power Dissipation | TBD mW |
| $\theta_{\mathrm{JA}}(\mathrm{SC}-70)$ | TBD ) |
| Maximum Junction Temperature | $125^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance
degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. 8-Bump WLCSP Configuration

Table 3. Pin Function Descriptions

| Ball No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | FLTR | Modulation Filter Pin. Connection for an External Capacitor to lower the corner frequency of the modulation filter |
| 2 | VPOS | Supply Voltage Pin. Operational range 2.7 V to 3.5 V. |
| 3 | RFIN | Signal Input Pin. Internally ac-coupled after internal termination resistance. Nominal $500 \Omega$ input impedance. |
| 4 | COMM | Device Ground Pin. |
| 5 | PK/ENV | Control Pin. Connect pin to ground for real-time envelope measurement mode. Connect pin to $V_{s}$ for peak-hold <br> mode. Reset peak-hold by placing device in real-time envelope measurement mode. |
| 6 | VPK/ENV | Envelop Output. Function can switched between real-time envelop measurement or peak-hold using PK/ENV. |
| 7 | VRMS | RMS Output Pin. Rail-to-rail voltage output with limited current drive capability. The output has an internal TBD $\mathrm{k} \Omega$ <br> series resistance. High resistive loads are recommended to preserve output swing. |
| 8 | ENBL | Enable Pin. Connect pin to Vs for normal operation. Connect pin to ground for disable mode. |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=3.0 \mathrm{~V}, \mathrm{C}_{\text {FITR }}=$ open, Cout $=4.7 \mathrm{nF}$, Colors: black $=+25^{\circ} \mathrm{C}$, blue $=-40^{\circ} \mathrm{C}$, red $=+85^{\circ} \mathrm{C}$, unless otherwise noted.


Figure 3. VRMS Output vs. Input Level, Frequencies 450 MHz, 900 MHz, $1900 \mathrm{MHz}, 2350 \mathrm{MHz}, 2700 \mathrm{MHz}$, and 3500 MHz , Supply 3.0 V


Figure 4. VRMS Output vs. Input Level (Linear Scale), Freq $450 \mathrm{MHz}, 900 \mathrm{MHz}$, $1900 \mathrm{MHz}, 2350 \mathrm{MHz}, 2700 \mathrm{MHz}$, and 3500 MHz , Supply 3.0 V


Figure 5. VRMS Temperature Drift Distributions for Multiple Devices at $-40^{\circ} \mathrm{C}$, $+25^{\circ} \mathrm{C}$, and $+85^{\circ} \mathrm{C}$ vs. $+25^{\circ} \mathrm{C}$ Linear Reference, Frequency 900 MHz


Figure 6. VRMS Linearity Error vs. Input Level, Freq 450 MHz, 900 MHz, 1900 MHz, 2350 MHz, 2700 MHz, and 3500 MHz, Supply 3.0 V


Figure 7. Input Impedance vs. Frequency, Supply 3.0 V, Temperatures $-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$, and $+85^{\circ} \mathrm{C}$


Figure 8. VRMS Delta from $+25^{\circ} \mathrm{C}$ Output Voltage for Multiple Devices at $-40^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$, Frequency 900 MHz


Figure 9. VRMS Temperature Drift Distributions for Mulitple Devices at $-40^{\circ} \mathrm{C}$, $+25^{\circ} \mathrm{C}$, and $+85^{\circ} \mathrm{C}$ vs. $+25^{\circ} \mathrm{C}$ Linear Reference, Frequency 1900 MHz


Figure 10. VRMS Temperature Drift Distributions for Mulitple Devices at $-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$, and $+85^{\circ} \mathrm{C}$ vs. $+25^{\circ} \mathrm{C}$ Linear Reference, Frequency 2350 MHz


Figure 11. VRMS Error from CW Linear Reference vs. Input with Various WCDMA \& CDMA2000 Rev Link Waveforms at $1900 \mathrm{MHz}, C_{\text {FLTR }}=22 \mathrm{nF}$


Figure 12. VRMS Delta from $+25^{\circ} \mathrm{C}$ Output Voltage for Multiple Devices at $-40^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$, Frequency 1900 MHz


Figure 13. VRMS Delta from $+25^{\circ} \mathrm{C}$ Output Voltage for Multiple Devices at $-40^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$, Frequency 2350 MHz


Figure 14. VRMS Error from CW Linear Reference vs. Input with Various WCDMA HSPA Reverse Link Waveforms at $1900 \mathrm{MHz}, C_{\text {FLTR }}=22 \mathrm{nF}$



Figure 16. Peak Hold Response Time

Figure 15.v Envelope Error (representative of Crest Factor) from rms Reference vs. Input with Various WCDMA and CDMS2000 Reverse Link Waveform,; at $1900 \mathrm{MHz}, C_{\text {FLTR }}=22 \mathrm{nF}, \mathrm{C}_{\mathrm{OU}}=4.7 \mathrm{nF}$,

## APPLICATIONS

## BASIC CONNECTIONS

Figure 17 shows the basic connections for the ADL5502. The device is powered by a single supply between 2.5 V and 3.5 V , with a quiescent current of 5 mA . The VPOS pin is decoupled using 100 pF and $0.1 \mu \mathrm{~F}$ capacitors.

Placing a single $75 \Omega$ resistor at the RF input provides a broadband match of 50 Ohms. More precise resistive or reactive matches can be applied for narrow frequency band use (see impedance plot, Figure 7).
The rms averaging can be augmented by placing additional capacitance at CFLT. The ac residual can be further reduced by increasing the output capacitance, COUT. The combination of the internal $100 \Omega$ output resistance and COUT produce a lowpass filter to reduce output ripple of the VRMS output. Note that a minimum of 4.7 nF capacitive load should be kept on the RMS output.

To operate the device in peak-hold mode, the control line must be temporally set to HI (reset or envelope mode) and then set back to LO (peak-hold mode). This allows the ADL5502 to be initialize to a known state.

## EVALUATION BOARD

Figure 18 shows the schematic of the ADL5502 evaluation board. The board is powered by a single supply in the 2.5 V to 3.5 V range. The power supply is decoupled by 100 pF and $0.1 \mu \mathrm{~F}$ capacitors. Table 4 details the various configuration options of the evaluation board. Figure 19 and Figure 20 show the component and circuit layouts of the evaluation board.

The RF input has a broadband match of 50 Ohms using a single $75 \Omega$ resistor at R10. More precise matching at spot frequencies is possible using the pads for components $\mathrm{C} 15, \mathrm{C} 16$, and R 10 .

The two outputs, accessible via the SMAs labeled VRMS and VENV, provide the rms response and the envelope/peak-hold vmeasurement of the RF input power level. The device must be enabled by switching SW1 to HI (setting the switch to the position opposite that of the "SW1" label).


Figure 17. Basic Connections for ADL5502

The device is place in peak-hold mode by placing switch SW2 in the position closes to the "SW2" label. Envelope-tracking mode is possible by setting SW2 in the opposite switch position (away from the "SW2" label). A signal generator can drive the control mode via the SMA labeled CNTL (see Table 4 for more details).

## OPERATING IN PEAK-HOLD MODE

To operate the device in peak-hold mode, the control line must be temporally set to HI (envelope mode) and then set back to LO (peak-hold mode). This allows the ADL5502 to be initialize to a known state.

For envelope mode or rms use only, the control line can simply be set to HI.


Figure 18. Evaluation Board Schematic


Figure 19. Layout of Evaluation Board, Component Side


Figure 20. Layout of Evaluation Board, Circuit Side

Table 4. Evaluation Board Configuration Options

| Component | Description | Default Condition |
| :---: | :---: | :---: |
| VPOS, GND | Ground and Supply Vector Pins. | Not Applicable |
| C13, C14 | Power Supply Decoupling. Nominal supply decoupling of $0.01 \mu \mathrm{~F}$ and 100 pF . | $\begin{aligned} & \mathrm{C} 13=0.1 \mu \mathrm{~F}(\text { Size 0402 }) \\ & \mathrm{C} 14=100 \mathrm{pF}(\text { Size 0402 }) \end{aligned}$ |
| C17 | Filter Capacitor. The internal rms averaging capacitor can be augmented by placing additional capacitance in C17. | C17 = Open (Size 0402) |
| R10, C15, C16 | RF Input interface. The $75 \Omega$ resistor at R10 combines with the ADL5502 internal input impedance to give a broadband input impedance of around $50 \Omega$. The pads for components C15, C16, and R10 can be used for more precise matching at a particular frequency. | $\begin{aligned} & \text { R10 }=75 \Omega(\text { Size 0402 }) \\ & \mathrm{C} 15, \mathrm{C} 16=0 \Omega(\text { Size 0402 }) \end{aligned}$ |
| $\begin{aligned} & \text { R3, R6, R11, } \\ & \text { R12, C18, C19 } \end{aligned}$ | Output Filtering. The combination of the internal $100 \Omega$ output resistance and C 18 produce a low-pass filter to reduce output ripple of the VRMS output. Similarly, C19 and the internal $100 \Omega$ output resistance will form a low-pass filter to at the VPK/ENV output. Either output can be scaled down using the resistor divider pads, R3, R11, R6, and R12. Note that a minimum of 4.7 nF capacitive load should be kept on the RMS output. | $\begin{aligned} & \text { R11, R12 }=\text { Open (Size } \\ & \text { 0402) } \\ & \text { R3, R6 }=0 \Omega(\text { Size 0402 }) \\ & \text { C18 }=4.7 \mathrm{nF}(\text { Size 0402 }) \\ & \text { C19 }=\text { Open (Size 0402) } \end{aligned}$ |
| R1, SW1 | Device Enable. When the switch is set towards the "SW1" label, the ENBL pin is grounded (through the $0 \Omega$ resistor) putting the device in power-down mode. In the opposite switch position, the ENBL pin is connected to VPOS and the ADL5502 is in operating mode. While the switch is in the disabled position, the ENBL pin can be driven by a signal generator via the SMA labeled ENBL. In this case, R1 must be removed or changed to provide a $50 \Omega$ match. | R1 $=0 \Omega$ (Size 0402) <br> SW1 = away from "SW1" <br> label |
| $\begin{aligned} & \text { R7, R8, R13, } \\ & \text { C20, SW2 } \end{aligned}$ | Control Interface. When the switch is set towards the "SW2" label, the PK/ENV pin is grounded (through a $10 \mathrm{k} \Omega$ resistor) putting the device in peak-hold mode. In the opposite switch position, the pin is connected to VPOS (through a $10 \mathrm{k} \Omega$ resistor) and the ADL5502 is in envelope-tracking mode. While the switch is in the peak-hold position, the PK/ENV pin can be driven by a signal generator via the SMA labeled CNTL. In this case, R8 may be removed or changed to provide a $50 \Omega$ match. R13 and C20 allow for low-pass filter design for the control pin. | $\begin{aligned} & \text { R7, R8 }=10 \mathrm{k} \Omega(\text { Size 0402 }) \\ & \text { R13 }=0 \Omega(\text { Size 0402) } \\ & \text { C20 }=\text { Open (Size 0402) } \\ & \text { SW2 }=\text { away from "SW1" } \\ & \text { label } \end{aligned}$ |
| $\begin{aligned} & \text { R2, R4, R5, R9, } \\ & \text { C11, C12 } \end{aligned}$ | Alternate Interface. The end connector, P1, allows access to various ADL5502 signals. These signal paths are only used during factory test and characterization. | $\begin{aligned} & \text { R2, R4, R5, R9 = } 0 \Omega \text { (Size } \\ & \text { 0402) } \\ & \text { C11 }=0.1 \mu \text { F (Size 0402) } \\ & \text { C12 }=100 \mathrm{pF}(\text { Size 0402) } \end{aligned}$ |

## OUTLINE DIMENSIONS



Figure 21. 8-Bump Wafer Level Chip Scale Package [WLCSP] (TBD)
Dimensions shown in millimeters

ORDERING GUIDE

| Model | Temperature <br> Range | Package Description | Package <br> Outline | Branding | Ordering <br> Quantity |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ADL5502ACBZ-P7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead WLCSP, $7^{\prime \prime}$ Pocket Tape and Reel | KS-8 | TBD | 3,000 |
| ADL5502ACBZ-P2 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead WLCSP, $7^{\prime \prime}$ Pocket Tape and Reel | KS-8 | TBD | 250 |
| ADL5502-EVALZ ${ }^{1}$ |  | Evaluation Board |  |  |  |

${ }^{1} \mathrm{Z}=\mathrm{Pb}$-free part.

## NOTES


[^0]:    ${ }^{1}$ The available output swing, and hence the dynamic range, is altered by the supply voltage; see TBD.
    ${ }^{2}$ Error referred to delta from $25^{\circ} \mathrm{C}$ response.
    ${ }^{3}$ Error referred to best-fit line at $25^{\circ} \mathrm{C}$
    ${ }^{4}$ Calculated using linear regression.
    ${ }^{5}$ The response time is measured from $10 \%$ to $90 \%$ of settling level
    ${ }^{6}$ Supply current is input level dependant; see TBD.

