

High Speed, ESD-Protected, Full-Duplex, iCoupler[®], Isolated RS-485 Transceiver

ADM2490E

FEATURES

Isolated, full-duplex RS-485/RS-422 transceiver ±8 kV ESD protection on RS-485 input/output pins 16 Mbps data rate

Complies with ANSI TIA/EIA RS-485-A-1998 and ISO 8482: 1987(E)

Suitable for 5 V or 3 V operation (VDD1)

High common-mode transient immunity: >25 kV/μs

Receiver has open-circuit, fail-safe design

32 nodes on the bus

Thermal shutdown protection

Safety and regulatory approvals pending

UL recognition: 5000 V rms isolation voltage

for 1 minute per UL 1577

VDE certificate of conformity

DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01

DIN EN 60950 (VDE 0805): 2001-12; EN 60950: 2000

VIORM = 848 VPEAK

Operating temperature range: -40°C to +105°C

Wide-body, 16-lead SOIC package

APPLICATIONS

Isolated RS-485/RS-422 interfaces **Industrial field networks INTERBUS Multipoint data transmission systems**

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

GENERAL DESCRIPTION

The ADM2490E is an isolated data transceiver with ±8 kV ESD protection and is suitable for high speed, full-duplex communication on multipoint transmission lines. It is designed for balanced transmission lines and complies with ANSI TIA/EIA RS-485-A-1998 and ISO 8482: 1987(E). The device employs Analog Devices, Inc., iCoupler technology to combine a 2-channel isolator, a 3-state differential line driver, and a differential input receiver into a single package.

The differential transmitter outputs and receiver inputs feature electrostatic discharge circuitry that provides protection to ±8 kV using the human body model (HBM). The logic side of the device can be powered with either a 5 V or a 3 V supply, whereas the bus side requires an isolated 5 V supply.

The device has current-limiting and thermal shutdown features to protect against output short circuits and situations where bus contention could cause excessive power dissipation.

WWW.DZSC.

TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Revision History	2
Specifications	3
Timing Specifications	4
ADM2490E Characteristics	5
Package Characteristics	5
Regulatory Information (Pending)	5
Insulation and Safety-Related Specifications	5
VDE 0884 Insulation Characteristics (Pending)	6
Absolute Maximum Ratings	7
ESD Caution	7
Pin Configuration and Functional Descriptions	8

Test Circuits	9
Switching Characteristics	0
Typical Performance Characteristics	1
Circuit Description1	3
Electrical Isolation	3
Truth Tables1	3
Thermal Shutdown 1	4
Fail-Safe Receiver Inputs	4
Magnetic Field Immunity1	4
Applications Information	5
Isolated Power-Supply Circuit1	5
PC Board Layout1	5
Outline Dimensions1	6
Ordering Guide1	6

REVISION HISTORY

10/06—Revision 0: Initial Version

SPECIFICATIONS

All voltages are relative to their respective ground; $2.7 \le V_{DD1} \le 5.5 \text{ V}$, $4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$. All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $T_A = 25^{\circ}\text{C}$, $V_{DD1} = V_{DD2} = 5.0 \text{ V}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
SUPPLY CURRENT						
Power-Supply Current, Logic Side						
TxD/RxD Data Rate < 2 Mbps	I _{DD1}			3.0	mA	$2.7 \text{ V} \leq \text{V}_{\text{DD1}} \leq 5.5 \text{ V}$, unloaded
TxD/RxD Data Rate = 16 Mbps	I _{DD1}			6	mA	100Ω load between Y and Z
Power-Supply Current, Bus Side						
TxD/RxD Data Rate < 2 Mbps	I_{DD2}			4.0	mA	$2.7 \text{ V} \leq \text{V}_{DD1} \leq 5.5 \text{ V}$, unloaded
TxD/RxD Data Rate = 16 Mbps	I_{DD2}			60	mA	100Ω load between Y and Z
DRIVER						
Differential Outputs						
Differential Output Voltage, Loaded	V _{OD2}	2.0		5.0	V	$R_L = 50 \Omega$ (RS-422), see Figure 3
		1.5		5.0	V	$R_L = 27 \Omega$ (RS-485), see Figure 3
	V _{OD4}	1.5		5.0	V	$-7 \text{ V} \le \text{V}_{\text{TEST1}} \le +12 \text{ V},$ see Figure 4
$\Delta V_{\text{OD}} $ for Complementary Output States	$\Delta V_{OD} $			0.2	V	$R_L = 54 \Omega$ or 100 Ω , see Figure 3
Common-Mode Output Voltage	V _{oc}			3.0	V	$R_L = 54 \Omega$ or 100Ω , see Figure 3
$\Delta V_{\text{OC}} $ for Complementary Output States	Δ Voc			0.2	V	$R_L = 54 \Omega$ or 100 Ω , see Figure 3
Short-Circuit Output Current	los			200	mA	
Logic Inputs						
Input Threshold Low	V_{ILTxD}	$0.25 \times V_{DD1}$			V	
Input Threshold High	V_{IHTRxD}			$0.7\times V_{\text{DD1}}$	V	
TxD Input Current	I_{TxD}	-10	+0.01	+10	μΑ	
RECEIVER						
Differential Inputs						
Differential Input Threshold Voltage	V_{TH}	-0.2		+0.2	V	
Input Voltage Hysteresis	V_{HYS}		70		mV	$V_{OC} = 0 V$
Input Current (A, B)	l _l			1.0	mA	V _{OC} = 12 V
		-0.8			mA	$V_{OC} = -7 \text{ V}$
Line Input Resistance	R _{IN}	12			kΩ	
Logic Outputs						
Output Voltage Low	V_{OLRxD}		0.2	0.4	V	$I_{ORxD} = 1.5 \text{ mA}, V_A - V_B = -0.2 \text{ V}$
Output Voltage High	V_{OHRxD}	$V_{DD1} - 0.3$	$V_{DD1}-0.2$		V	$I_{ORxD} = -1.5 \text{ mA}, V_A - V_B = 0.2 \text{ V}$
Short Circuit Current				100	mA	
COMMON-MODE TRANSIENT IMMUNITY ¹		25			kV/μs	V _{CM} = 1 kV, transient magnitude = 800 V

¹ CM is the maximum common-mode voltage slew rate that can be sustained while maintaining specification-compliant operation. V_{CM} is the common-mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common-mode is slewed. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

Pov 0 | Page 3 of 16

TIMING SPECIFICATIONS

 $T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DRIVER						
Maximum Data Rate		16			Mbps	
Propagation Delay	t _{PLH} , t _{PHL}		45	60	ns	$R_L = 54 \Omega$, $C_{L1} = C_{L2} = 100 pF$, see Figure 6 and Figure 8
Pulse Width Distortion, $PWD = t_{PYLH} - t_{PYHL} , PWD = t_{PZLH} - t_{PZHL} $	t _{PWD} , t _{PWD}			7	ns	$R_L = 54 \Omega$, $C_{L1} = C_{L2} = 100 pF$, see Figure 6 and Figure 8
Single-Ended Output Rise/Fall Times	t _R , t _F			20	ns	$R_L = 54 \Omega$, $C_{L1} = C_{L2} = 100 pF$, see Figure 6 and Figure 8
RECEIVER						
Propagation Delay	t _{PLH} , t _{PHL}			60	ns	C _L = 15 pF, see Figure 7 and Figure 9
Pulse Width Distortion, PWD = $ t_{PLH} - t_{PHL} $	t _{PWD}			10	ns	C _L = 15 pF, see Figure 7 and Figure 9

 $T_A = -40$ °C to +105°C

Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DRIVER						
Maximum Data Rate		10			Mbps	
Propagation Delay	t _{PYLH} , t _{PYHL} , t _{PZLH} , t _{PZHL}		45	60	ns	$R_L = 54 \Omega$, $C_{L1} = C_{L2} = 100 pF$, see Figure 6 and Figure 8
Pulse Width Distortion, $PWD = t_{PYLH} - t_{PYHL} , PWD = t_{PZLH} - t_{PZHL} $	t _{PWD} , t _{PWD}			9	ns	$R_L = 54 \Omega$, $C_{L1} = C_{L2} = 100 pF$, see Figure 6 and Figure 8
Single-Ended Output Rise/Fall Time	t _R , t _F			27	ns	$R_L = 54 \Omega$, $C_{L1} = C_{L2} = 100 pF$, see Figure 6 and Figure 8
RECEIVER						
Propagation Delay	t _{PLH} , t _{PHL}			60	ns	C _L = 15 pF, see Figure 7 and Figure 9
Pulse Width Distortion, $PWD = t_{PLH} - t_{PHL} $	t _{PWD}			10	ns	$C_L = 15$ pF, see Figure 7 and Figure 9

ADM2490E CHARACTERISTICS

PACKAGE CHARACTERISTICS

Table 4.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input-Output) ¹	R _{I-O}		10 ¹²		Ω	
Capacitance (Input-Output) ¹	C _{I-O}		3		pF	f = 1 MHz
Input Capacitance ²	Cı		4		pF	
Input IC Junction-to-Case Thermal Resistance	θ_{JCI}		33		°C/W	Thermocouple located at center of package underside
Output IC Junction-to-Case Thermal Resistance	θιςο		28		°C/W	

¹ Device considered a 2-terminal device: Pins 1, 2, 3, 4, 5, 6, 7, and 8 are shorted together and Pins 9, 10, 11, 12, 13, 14, 15, and 16 are shorted together. ² Input capacitance is from any input data pin to ground.

REGULATORY INFORMATION (PENDING)

Table 5.

UL	VDE
To be recognized under 1577 component recognition program: ¹ 5000 V rms isolation voltage	To be certified according to DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01: ² Basic insulation, 848 V peak
5000 V IIIIS ISOlution Voltage	Complies with DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01, DIN EN 60950 (VDE 0805): 2001-12; EN 60950: 2000, reinforced insulation, 560 V peak

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 6.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		5000	V rms	1-minute duration.
Minimum External Air Gap (Clearance)	L(I01)	7.45	mm min	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(I02)	8.1	mm min	Measured from input terminals to output terminals, shortest distance along body.
Minimum Internal Gap (Internal Clearance)		0.017	mm min	Insulation distance through insulation.
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1.
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89).

¹ In accordance with UL1577, each ADM2490E is proof tested by applying an insulation test voltage ≥ 6000 V rms for 1 second (current leakage detection limit = 10 μA). ² In accordance with DIN EN 60747-5-2, each ADM2490E is proof tested by applying an insulation test voltage ≥ 1590 V peak for 1 second (partial discharge detection limit = 5 pC).

VDE 0884 INSULATION CHARACTERISTICS (PENDING)

This isolator is suitable for basic electrical isolation only within the safety limit data. Maintenance of the safety data must be ensured by means of protective circuits.

An asterisk (*) on a package denotes VDE 0884 approval for 848 V peak working voltage.

Table 7.

Description	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110 for Rated Mains Voltage			
≤300 V rms		I to IV	
≤450 V rms		l to ll	
≤600 V rms		l to ll	
Climatic Classification		40/105/21	
Pollution Degree (DIN VDE 0110, see Table 1)		2	
Maximum Working Insulation Voltage	V _{IORM}	848	V_{PEAK}
Input-to-Output Test Voltage, Method b1	V_{PR}	1590	V_{PEAK}
$V_{IORM} \times 1.875 = V_{PR}$, 100% Production Tested, $t_m = 1$ sec, Partial Discharge < 5 pC			
Input-to-Output Test Voltage, Method a			
(After Environmental Tests, Subgroup 1)			
$V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, Partial Discharge < 5 pC		1357	V_{PEAK}
(After Input and/or Safety Test, Subgroup 2/3)			
$V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, Partial Discharge < 5 pC	V_{PR}	1018	V_{PEAK}
Highest Allowable Overvoltage			
(Transient Overvoltage, $t_{TR} = 10$ sec)	V_{TR}	6000	V_{PEAK}
Safety-Limiting Values			
(Maximum Value Allowed in the Event of a Failure; see Figure 16)			
Case Temperature	TS	150	°C
Input Current	Is, INPUT	265	mA
Output Current	Is, оитрит	335	mA
Insulation Resistance at T _s , V _{IO} = 500 V	Rs	>109	Ω

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted. Each voltage is relative to its respective ground.

Table 8.

Parameter	Rating
Storage Temperature	−55°C to +150°C
Ambient Operating Temperature	-40°C to +105°C
V_{DD1}	−0.5 V to +7 V
V_{DD2}	−0.5 V to +6 V
Logic Input Voltages	$-0.5 V$ to $V_{DD1} + 0.5 V$
Bus Terminal Voltages	−9 V to +14 V
Logic Output Voltages	$-0.5 V$ to $V_{DD1} + 0.5 V$
Average Output Current, per Pin	±35 mA
ESD (Human Body Model) on A, B, Y, and Z pins	±8 kV
θ_{JA} Thermal Impedance	73°C/W

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings apply individually only, not in combination.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Pov. 0 | Page 7 of 16

PIN CONFIGURATION AND FUNCTIONAL DESCRIPTIONS




Figure 2. ADM2490E Pin Configuration

Table 9. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD1}	Power Supply (logic side). Decoupling capacitor to GND $_1$ required; capacitor value should be between 0.01 μ F and 0.1 μ F.
2, 5, 8	GND ₁	Ground (logic side).
3	RxD	Receiver Output.
4, 7, 12	NC	No Connect. These pins must be left floating.
6	TxD	Transmit Data.
9, 15	GND ₂	Ground (bus side).
16	V_{DD2}	Power Supply (bus side). Decoupling capacitor to GND_2 required; capacitor value should be between 0.01 μF and 0.1 μF .
11	Z	Driver Inverting Output.
10	Υ	Driver Noninverting Output.
13	В	Receiver Inverting Input.
14	Α	Receiver Noninverting Input.

TEST CIRCUITS





Figure 3. Driver Voltage Measurement






Figure 4. Driver Voltage Measurement




Figure 7. Receiver Propagation Delay




Figure 5. Supply-Current Measurement Test Circuit, See Figure 10 and Figure 11

SWITCHING CHARACTERISTICS




Figure 8. Driver Propagation Delay, Rise/Fall Timing




Figure 9. Receiver Propagation Delay

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 10. I_{DD1} Supply Current vs. Temperature (See Figure 5)




Figure 11. I_{DD2} Supply Current vs. Temperature (See Figure 5)




Figure 12. Driver Propagation Delay vs. Temperature




Figure 13. Receiver Propagation Delay vs. Temperature




Figure 14. Driver/Receiver Propagation Delay, Low to High $(R_{LDIFF} = 54 \ \Omega, \ C_{L1} = C_{L2} = 100 \ pF)$




Figure 15. Driver/Receiver Propagation Delay, High to Low $(R_{LDIFF}=54~\Omega,~C_{L1}=C_{L2}=100~pF)$




Figure 16. Thermal Derating Curve, Dependence of Safety-Limiting Values with Case Temperature per VDE 0884




Figure 17. Output Current vs. Receiver Output High Voltage




Figure 18. Output Current vs. Receiver Output Low Voltage




Figure 19. Receiver Output High Voltage vs. Temperature, $I_{RxD} = -4 \text{ mA}$




Figure 20. Receiver Output Low Voltage vs. Temperature, $I_{RxD} = -4 \text{ mA}$

889-025

CIRCUIT DESCRIPTION

ELECTRICAL ISOLATION

In the ADM2490E, electrical isolation is implemented on the logic side of the interface. Therefore, the part has two main sections: a digital isolation section and a transceiver section (see Figure 21). The driver input signal, which is applied to the TxD pin and referenced to logic ground (GND₁), is coupled across an isolation barrier to appear at the transceiver section referenced to isolated ground (GND₂). Similarly, the receiver input, which is referenced to isolated ground in the transceiver section, is coupled across the isolation barrier to appear at the RxD pin referenced to logic ground.

iCoupler Technology

The digital signals are transmitted across the isolation barrier using iCoupler technology. This technique uses chip scale transformer windings to couple the digital signals magnetically from one side of the barrier to the other. Digital inputs are encoded into waveforms that are capable of exciting the primary transformer winding. At the secondary winding, the induced waveforms are decoded into the binary value that was originally transmitted.

TRUTH TABLES

The truth tables in this section use the abbreviations shown in Table 10.

Table 10. Truth Table Abbreviations

Abbreviation	Description
Н	High level
I	Indeterminate
L	Low level
Χ	Irrelevant

Table 11. Transmitting

Supply Status		Input	Outputs	
V _{DD1}	V _{DD2}	TxD	Υ	Z
On	On	Н	Н	L
On	On	L	L	Н

Table 12. Receiving

1 1010 121 10001 1118						
Supply Status		Inputs	Output			
V _{DD1}	V _{DD2}	A – B (V)	RxD			
On	On	>0.2	Н			
On	On	<-0.2	L			
On	On	-0.2 < A - B < +0.2	1			
On	On	Inputs open	Н			
On	Off	X	Н			
Off	On	X	Н			
Off	Off	X	L			




Figure 21. ADM2490E Digital Isolation and Transceiver Sections

THERMAL SHUTDOWN

The ADM2490E contains thermal-shutdown circuitry that protects the part from excessive power dissipation during fault conditions. Shorting the driver outputs to a low impedance source can result in high driver currents. The thermal sensing circuitry detects the increase in die temperature under this condition and disables the driver outputs. This circuitry is designed to disable the driver outputs when a die temperature of 150°C is reached. As the device cools, the drivers are re-enabled at a temperature of 140°C.

FAIL-SAFE RECEIVER INPUTS

The receiver inputs include a fail-safe feature that guarantees a logic high on the RxD pin when the A and B inputs are floating or open-circuited.

MAGNETIC FIELD IMMUNITY

Because *i*Couplers use a coreless technology, no magnetic components are present and the problem of magnetic saturation of the core material does not exist. Therefore, *i*Couplers have essentially infinite dc field immunity. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADM2409E is examined because it represents the most susceptible mode of operation.

The limitation on the ac magnetic field immunity of the *i*Coupler is set by the condition that induced an error voltage in the receiving coil (the bottom coil in this case) that was large to either falsely set or reset the decoder. The voltage induced across the bottom coil is given by

$$V = \left(\frac{-d\beta}{dt}\right) \sum \pi r_n^2 \; ; \; n = 1, 2, \dots, N$$

where, if the pulses at the transformer output are greater than 1.0 V in amplitude:

 β = magnetic flux density (gauss).

N = number of turns in receiving coil.

 r_n = radius of nth turn in receiving coil (cm).

The decoder has a sensing threshold of about 0.5 V; therefore, there is a 0.5 V margin in which induced voltages can be tolerated.

Given the geometry of the receiving coil and an imposed requirement that the induced voltage is, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 22.




Figure 22. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kGauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse and is the worst-case polarity, it reduces the received pulse from >1.0 V to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

Figure 23 shows the magnetic flux density values in terms of more familiar quantities, such as maximum allowable current flow, at given distances away from the ADM2490E transformers.




Figure 23. Maximum Allowable Current for Various Current-to-ADM2490E Spacings

With combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce error voltages large enough to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

Pov. 0 | Pago 14 of 16

APPLICATIONS INFORMATION ISOLATED POWER-SUPPLY CIRCUIT

The ADM2490E requires isolated power capable of 5 V at up to approximately 75 mA (this current is dependant on the data rate and termination resistors used) to be supplied between the $V_{\rm DD2}$ and the GND2 pins. A transformer-driver circuit with a center-tapped transformer and LDO can be used to generate the isolated 5 V supply, as shown in Figure 25. The center-tapped transformer provides electrical isolation of the 5 V power supply. The primary winding of the transformer is excited with a pair of square waveforms that are 180° out of phase with each other. A pair of Schottky diodes and a smoothing capacitor are used to create a rectified signal from the secondary winding. The ADP667 linear voltage regulator provides a regulated power supply to the bus-side circuitry ($V_{\rm DD2}$) of the ADM2490E.

PC BOARD LAYOUT

The ADM2490E isolated RS-485 transceiver requires no external interface circuitry for the logic interfaces. Power-supply bypassing is required at the input and output supply pins (Figure 24). Bypass capacitors are conveniently connected between Pins 1 and 2 for $V_{\rm DD1}$ and between Pins 15 and 16 for

 $V_{\rm DD2}.$ The capacitor value should be between 0.01 μF and 0.1 μF . The total lead length between both ends of the capacitor and the input power-supply pin should not exceed 20 mm. Bypassing between Pins 1 and 8 and between Pins 9 and 16 should also be considered unless the ground pair on each package side is connected close to the package.




Figure 24. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage.





Figure 25. Isolated Power-Supply Circuit

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 26. 16-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-16)

Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADM2490EBRWZ ¹	−40°C to +105°C	16-Lead Wide Body SOIC_W	RW-16
ADM2490EBRWZ-REEL7 ¹	-40°C to +105°C	16-Lead Wide Body SOIC_W	RW-16

 $^{^{1}}$ Z = Pb-free part.

