

3 V LVDS Quad CMOS **Differential Line Driver**

ADN4667

FEATURES

±15 kV ESD protection on output pins 400 Mbps (200 MHz) switching rates Flow-through pinout simplifies PCB layout DZSC.COM 300 ps typical differential skew 400 ps maximum differential skew 1.7 ns maximum propagation delay 3.3 V power supply ±310 mV differential signaling Low power dissipation (10 mW typical) Interoperable with existing 5 V LVDS receivers High impedance on LVDS outputs on power-down Conforms to TIA/EIA-644 LVDS standard Industrial operating temperature range: -40°C to +85°C Available in low profile TSSOP package WWW.DZSC.COM

APPLICATIONS

Backplane data transmission Cable data transmission Clock distribution

GENERAL DESCRIPTION

The ADN4667 is a quad, CMOS, low voltage differential signaling (LVDS) line driver offering data rates of over 400 Mbps (200 MHz) and ultralow power consumption. It features a flow-through pinout for easy PCB layout and separation of input and output signals.

The device accepts low voltage TTL/CMOS logic signals and converts them to a differential current output of typically ±3.1 mA for driving a transmission medium such as a twisted pair cable. The transmitted signal develops a differential voltage of typically ±310 mV across a termination resistor at the receiving end. This is converted back to a TTL/CMOS logic level by an LVDS receiver.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

The ADN4667 also offers active high and active low enable/ disable inputs (EN and EN). These inputs control all four drivers and turn off the current outputs in the disabled state to reduce the quiescent power consumption to typically 10 mW.

The ADN4667 and a companion LVDS receiver offer a new solution to high speed, point-to-point data transmission, and a low power alternative to emitter-coupled logic (ECL) or positive emitter-coupled logic (PECL).

TABLE OF CONTENTS

Features	. I
Applications	. 1
Functional Block Diagram	. 1
General Description	. 1
Revision History	. 2
Specifications	. 3
AC Characteristics	. 4
Test Circuits	. 5
Absolute Maximum Ratings	. 6

ESD Caution
Pin Configuration and Function Descriptions7
Typical Performance Characteristics8
Theory of Operation
Enable Inputs
Applications Information11
Outline Dimensions
Ordering Guide

REVISION HISTORY

1/08—Revision 0: Initial Version

SPECIFICATIONS

 V_{CC} = 3.0 V to 3.6 V; R_L = 100 Ω ; C_L = 15 pF to GND; all specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 1.

Parameter	Min	Тур	Max	Unit	Conditions/Comments ^{2, 3}	
LVDS OUTPUTS (D _{OUT+} , D _{OUT-})						
Differential Output Voltage, Vod	250	310	450	mV	See Figure 2 and Figure 4	
Change in Magnitude of V_{OD} for Complementary Output States, ΔV_{OD}		1	35	mV	See Figure 2 and Figure 4	
Offset Voltage, Vos	1.125	1.17	1.375	V	See Figure 2 and Figure 4	
Change in Magnitude of V_{OS} for Complementary Output States, ΔV_{OS}		1	25	mV	See Figure 2 and Figure 4	
Output High Voltage, V _{OH}		1.33	1.6	V	See Figure 2 and Figure 4	
Output Low Voltage, Vol	0.90	1.02		V	See Figure 2 and Figure 4	
INPUTS (D _{IN} , EN, EN)						
Input High Voltage, V _⊪	2.0		V_{CC}	V		
Input Low Voltage, V _I ∟	GND		8.0	V		
Input High Current, I _{IH}	-10	+2	+10	μΑ	$V_{IN} = V_{CC}$ or 2.5 V	
Input Low Current, I _{IL}		+2	+10	μΑ	$V_{IN} = GND \text{ or } 0.4 \text{ V}$	
Input Clamp Voltage, V _{CL}		-0.8		V	$I_{CL} = -18 \text{ mA}$	
LVDS OUTPUT PROTECTION (D _{OUT+} , D _{OUT-})						
Output Short-Circuit Current, Ios ⁴		-4.2	-9.0	mA	Enabled, $D_{IN} = V_{CC}$, $D_{OUT+} = 0 \text{ V}$ or $D_{IN} = GND$, $D_{OUT-} = 0 \text{ V}$	
Differential Output Short-Circuit Current, losp4		-4.2	-9.0	mA	Enabled, V _{OD} = 0 V	
LVDS OUTPUT LEAKAGE (D _{OUT+} , D _{OUT-})						
Power-Off Leakage, I _{OFF}	-20	±1	+20	μΑ	$V_{OUT} = 0 \text{ V or } 3.6 \text{ V, } V_{CC} = 0 \text{ V or open}$	
Output Three-State Current, loz	-10	±1	+10	μΑ	$EN = 0.8 \text{ V} \text{ and } \overline{EN} = 2.0 \text{ V}, V_{OUT} = 0 \text{ V}$	
POWER SUPPLY					or V _{CC}	
No Load Supply Current, Drivers Enabled, Icc		4.0	8.0	mA	$D_{IN} = V_{CC}$ or GND	
Loaded Supply Current, Drivers Enabled, Iccl		20	30	mA	$R_L = 100 \Omega$ all channels, $D_{IN} = V_{CC}$	
					or GND (all inputs)	
No Load Supply Current, Drivers Disabled, Iccz		2.2	6.0	mA	$D_{IN} = V_{CC}$ or GND, EN = GND, $\overline{EN} = V_{CC}$	
ESD PROTECTION						
D _{OUT+} , D _{OUT-} Pins		±15		kV	Human body model	
All Pins Except D _{OUT+} , D _{OUT-}		±4		kV	Human body model	

 $^{^{1}}$ All typical values are given for V_{CC} = +3.3 V, T_{A} = +25°C.

² Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V_{0D} ΔVOD, and ΔV_{0S}.

³ The ADN4667 is a current-mode device and functions within data sheet specifications only when a resistive load is applied to the driver outputs. Typical range is 90 Ω to 110 Ω .

Output short-circuit current (l_{05}) is specified as magnitude only; minus sign indicates direction only.

AC CHARACTERISTICS¹

 $V_{CC} = 3.0 \text{ V}$ to 3.6 V; $R_L = 100 \Omega$; $C_L^2 = 15 \text{ pF}$ to GND; all specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 2.

Parameter		Тур	Max	Unit	Conditions/Comments ^{4, 5}
Differential Propagation Delay, High to Low, t _{PHLD}	0.5	0.9	1.7	ns	See Figure 3 and Figure 4
Differential Propagation Delay, Low to High, tplhd	0.5	1.2	1.7	ns	See Figure 3 and Figure 4
Differential Pulse Skew t _{PHLD} - t _{PLHD} , t _{SKD1} 6	0	0.3	0.4	ns	See Figure 3 and Figure 4
Channel-to-Channel Skew, t _{SKD2} ⁷	0	0.4	0.5	ns	See Figure 3 and Figure 4
Differential Part-to-Part Skew, t _{SKD3} 8	0		1.0	ns	See Figure 3 and Figure 4
Differential Part-to-Part Skew, t _{SKD4} 9	0		1.2	ns	See Figure 3 and Figure 4
Rise Time, t _{TLH}		0.5	1.5	ns	See Figure 3 and Figure 4
Fall Time, t _™		0.5	1.5	ns	See Figure 3 and Figure 4
Disable Time High to Inactive, t _{PHZ}		2	5	ns	See Figure 5 and Figure 6
Disable Time Low to Inactive, t _{PLZ}		2	5	ns	See Figure 5 and Figure 6
Enable Time Inactive to High, t _{PZH}		3	7	ns	See Figure 5 and Figure 6
Enable Time Inactive to Low, tpzL		3	7	ns	See Figure 5 and Figure 6
Maximum Operating Frequency, f _{MAX} 10	200	250		MHz	See Figure 5 and Figure 6

¹ AC parameters are guaranteed by design and characterization.

² C_L includes probe and jig capacitance.

³ All typical values are given for $V_{CC} = +3.3 \text{ V}$, $T_A = +25 ^{\circ}\text{C}$.

⁴ Generator waveform for all tests unless otherwise specified: f = 50 MHz, $Z_0 = 50$ Ω, $t_r ≤ 1$ ns, and $t_f ≤ 1$ ns.

⁵ All input voltages are for one channel unless otherwise specified. Other inputs are set to GND.

⁶ t_{SKD1} = |t_{PHLD} - t_{PLHD}| is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

⁷ t_{SKD2} is the differential channel-to-channel skew of any event on the same device.

⁸ Isko3, differential part-to-part skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same V_{CC} and within 5°C of each other within the operating temperature range.

⁹ tskD4, part-to-part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices over recommended operating

temperature and voltage ranges, and across process distribution. t_{SKD4} is defined as [Max – Min] differential propagation delay.

¹⁰ f_{MAX} generator input conditions: $t_r = t_f < 1$ ns (0% to 100%), 50% duty cycle, 0 V to 3 V. Output criteria: duty cycle = 45%/55%, $V_{OD} > 250$ mV, all channels switching.

TEST CIRCUITS




Figure 2. Test Circuit for Driver VoD and Vos




Figure 3. Test Circuit for Driver Propagation Delay and Transition Time




Figure 4. Driver Propagation Delay and Transition Time Waveforms




Figure 5. Test Circuit for Driver Three-State Delay




Figure 6. Driver Three-State Delay Waveforms

Pov 0 | Page 5 of 12

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

Tuble 5.	
Parameter	Rating
V _{CC} to GND	−0.3 V to +4 V
Input Voltage (D_{IN}) to GND	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Enable Input Voltage (EN, \overline{EN}) to GND	$-0.3 \mathrm{V}$ to $\mathrm{V}_{\mathrm{CC}} + 0.3 \mathrm{V}$
Output Voltage (Dout+, Dout-) to GND	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Short-Circuit Duration (D_{OUT+} , D_{OUT-}) to GND	Continuous
Operating Temperature Range	
Industrial	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature (T _J max)	150°C
Power Dissipation	$(T_J \max - T_A)/\theta_{JA}$
TSSOP Package	
θ_{JA} Thermal Impedance	150.4°C/W
Reflow Soldering Peak Temperature	260°C max
(10 sec)	

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 7. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	EN	Active High Enable and Power-Down Input (3 V TTL/CMOS). If EN is held low or open-circuit, EN enables the
		drivers when high and disables the drivers when low.
2	D _{IN1}	Driver Channel 1 Logic Input.
3	D _{IN2}	Driver Channel 2 Logic Input.
4	Vcc	Power Supply Input. These parts can be operated from 3.0 V to 3.6 V; and the supply should be decoupled with a 10 µF solid tantalum capacitor in parallel with a 0.1 µF capacitor to GND.
5	GND	Ground Reference Point for All Circuitry on the Part.
6	D _{IN3}	Driver Channel 3 Logic Input.
7	D _{IN4}	Driver Channel 4 Logic Input.
8	ĒN	Active Low Enable and Power-Down Input with Pull-Down (3 V TTL/CMOS). If EN is held high, EN enables the drivers when low or open-circuit and disables the drivers and powers down the device when high.
9	D _{OUT4} -	Channel 4 Inverting Output Current Driver. When D_{IN4} is high, current flows into D_{OUT4-} ; when D_{IN4} is low, current flows out of D_{OUT4-} .
10	D _{OUT4+}	Channel 4 Noninverting Output Current Driver. When D_{IN4} is high, current flows out of D_{OUT4+} ; when D_{IN4} is low, current flows into D_{OUT4+} .
11	D _{OUT3+}	Channel 3 Noninverting Output Current Driver. When D _{IN3} is high, current flows out of D _{OUT3+} ; when D _{IN3} is low, current flows into D _{OUT3+} .
12	D _О Т3-	Channel 3 Inverting Output Current Driver. When D_{IN3} is high, current flows into D_{OUT3-} ; when D_{IN3} is low, current flows out of D_{OUT3-} .
13	D _{OUT2} -	Channel 2 Inverting Output Current Driver. When D_{IN2} is high, current flows into D_{OUT2-} ; when D_{IN2} is low, current flows out of D_{OUT2-} .
14	D _{OUT2+}	Channel 2 Noninverting Output Current Driver. When D_{IN2} is high, current flows out of D_{OUT2+} ; when D_{IN2} is low, current flows into D_{OUT2+} .
15	D _{OUT1+}	Channel 1 Noninverting Output Current Driver. When D _{IN1} is high, current flows out of D _{OUT1+} ; when D _{IN1} is low, current flows into D _{OUT1+} .
16	D _{OUT1} -	Channel 1 Inverting Output Current Driver. When D_{IN1} is high, current flows into D_{OUT1-} ; when D_{IN1} is low, current flows out of D_{OUT1-} .

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Output High Voltage vs. Power Supply Voltage




Figure 9. Output Low Voltage vs. Power Supply Voltage




Figure 10. Output Short-Circuit Current vs. Power Supply Voltage




Figure 11. Output Three-State Current vs. Power Supply Voltage




Figure 12. Differential Output Voltage vs. Power Supply Voltage




Figure 13. Differential Output Voltage vs. Load Resistor




Figure 14. Offset Voltage vs. Power Supply Voltage




Figure 15. Power Supply Current vs. Switching Frequency




Figure 16. Power Supply Current vs. Power Supply Voltage




Figure 17. Power Supply Current vs. Ambient Temperature




Figure 18. Differential Propagation Delay vs. Power Supply Voltage




Figure 19. Differential Propagation Delay vs. Ambient Temperature




Figure 20. Differential Skew vs. Supply Voltage




Figure 21. Differential Skew vs. Ambient Temperature




Figure 22. Transition Time vs. Supply Voltage




Figure 23. Transition Time vs. Ambient Temperature

THEORY OF OPERATION

The ADN4667 is a quad line driver for low voltage differential signaling. It takes a single-ended 3 V logic signal and converts it to a differential current output. The data can then be transmitted for considerable distances, over media such as a twisted pair cable or PCB backplane, to an LVDS receiver, where it develops a voltage across a terminating resistor, $R_{\rm T}$. This resistor is chosen to match the characteristic impedance of the medium, typically around 100 Ω . The differential voltage is detected by the receiver and converted back into a single-ended logic signal.

When $D_{\rm IN}$ is high (Logic 1), current flows out of the $D_{\rm OUT^+}$ pin (current source) through R_T and back into the $D_{\rm OUT^-}$ pin (current sink). At the receiver, this current develops a positive differential voltage across R_T (with respect to the inverting input) and gives a Logic 1 at the receiver output. When $D_{\rm IN}$ is low, $D_{\rm OUT^+}$ sinks current and $D_{\rm OUT^-}$ sources current; a negative differential voltage across R_T gives a Logic 0 at the receiver output.

The output drive current is between ± 2.5 mA and ± 4.5 mA (typically ± 3.1 mA), developing between ± 250 mV and ± 450 mV across a $100~\Omega$ termination resistor. The received voltage is centered around the receiver offset of 1.2 V. In other words, the noninverting receiver input is typically (1.2 V + [310 mV/2]) = 1.355 V, and the inverting receiver input is (1.2 V – [310 mV/2]) = 1.045 V for Logic 1. For Logic 0, the inverting and noninverting output voltages are reversed. Note that because the differential voltage reverses polarity, the peak-to-peak voltage swing across R_T is twice the differential voltage.

Current-mode drivers offer considerable advantages over voltage-mode drivers such as RS-422 drivers. The operating current remains fairly constant with increased switching frequency, whereas that of voltage-mode drivers increases exponentially in most cases. This is caused by the overlap

as internal gates switch between high and low, which causes currents to flow from the device power supply to ground.

A current-mode device simply reverses a constant current between its two outputs, with no significant overlap currents.

This is similar to emitter-coupled logic (ECL) and positive emitter-coupled logic (PECL), but without the high quiescent current of ECL and PECL.

ENABLE INPUTS

The ADN4667 has active high and active low enable inputs, which deactivate all the current drivers when in the disabled state. This also powers down the device and reduces the current consumption from typically 20 mA to typically 2.2 mA. A truth table for the enable inputs is shown in Table 5.

Table 5. Enable Inputs Truth Table

EN	EN	Din	D _{OUT+}	D _{OUT} -
Н	L or open	L	I _{SINK}	I _{SOURCE}
Н	L or open	Н	Isource	I _{SINK}
Any other c	ombination of EN and $\overline{\text{EN}}$	Χ	Inactive	Inactive

APPLICATIONS INFORMATION

Figure 24 shows a typical application for point-to-point data transmission.





Figure 24. Typical Application Circuit

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-133-AB

Figure 25. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADN4667ARUZ ¹	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADN4667ARUZ-REEL7 ¹	−40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16

¹ Z = RoHS Compliant Part.