查询ADNS-5020-EN供应商

捷多邦,专业PCB打样工厂,24小时加急出货



Data Sheet





Description

The Avago Technologies ADNS-5020-EN is an entry-level, small form factor optical mouse sensor. It comes with many built-in features and optimized for LED-based corded products.

The ADNS-5020-EN is capable of high-speed motion detection – up to 20 ips and 2G. In addition, it has an onchip oscillator and built-in LED driver to minimize external components. Frame rate is also adjusted internally.

The ADNS-5020-EN along with the ADNS-5100/ADNS-5100-001 lens, ADNS-5200 clip and HLMP-ED80 LED form a complete and compact mouse tracking system. There are no moving parts, which means high reliability and less maintenance for the end user. In addition, precision optical alignment is not required, facilitating high volume assembly.

The sensor is programmed via registers through a threewire SPI interface. It is housed in an 8-pin staggered dual in-line package (DIP).

Theory of Operation

The ADNS-5020-EN is based on Optical Navigation Technology, which measures changes in position by optically acquiring sequential surface images (frames) and mathematically determining the direction and magnitude of movement.

The ADNS-5020-EN contains an Image Acquisition System (IAS), a Digital Signal Processor (DSP), and a three wire serial port.

The IAS acquires microscopic surface images via the lens and illumination system. These images are processed by the DSP to determine the direction and distance of motion. The DSP calculates the Δx and Δy relative displacement values.

An external microcontroller reads the Δx and Δy information from the sensor serial port. The microcontroller then translates the data into PS2 or USB signals before sending them to the host PC.







Features

- Small form factor
- Built-in LED driver for simpler circuitry
- High speed motion detection up to 20 ips and 2G
- Self-adjusting frame rate for optimum performance
- Internal oscillator no clock input needed
- Selectable 500 and 1000 cpi resolution
- Operating voltage: 5 V nominal
- Three-wire serial interface
- Minimal number of passive components

Applications

- Optical mice
- Optical trackballs
- Integrated input devices



Pinou	it of ADNS-5020	-EN Optical Mouse Sensor
Pin	Name	Description
1	SDIO	Serial Port Data Input and Output
2	XY_LED	LED Control
3	NRESET	Reset Pin (active low input)
4	NCS	Chip Select (active low input)
5	VDD5	Supply Voltage
6	GND	Ground
7	REGO	Regulator Output
8	SCLK	Serial Clock Input




Figure 1. Package outline drawing (top view).




Figure 2. Package outline drawing.

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

Overview of Optical Mouse Sensor Assembly

Avago Technologies provides an IGES file drawing describing the base plate molding features for lens and PCB alignment.


The ADNS-5020-EN sensor is designed for mounting on a through-hole PCB, looking down. There is an aperture stop and features on the package that align to the lens.

The ADNS-5100/5100-001 lens provides optics for the imaging of the surface as well as illumination of the

surface at the optimum angle. Features on the lens align it to the sensor, base plate, and clip with the LED.

The ADNS-5200 clip holds the LED in relation to the lens. The LED must be inserted into the clip and the LED's leads formed prior to loading on the PCB.


The HLMP-ED80 LED is recommended for illumination.



ALL DIMENSIONS IN MILLIMETERS (INCHES).


Figure 3. Recommended PCB mechanical cutouts and spacing.


Figure 4. 2D Assembly drawing of ADNS-5020-EN (top and side views).



CROSS SECTION SIDE VIEW

DIMENSIONS IN mm (INCHES)





PCB Assembly Considerations

- 1. Insert the sensor and all other electrical components into PCB.
- 2. Insert the LED into the assembly clip and bend the leads 90 degrees.
- 3. Insert the LED clip assembly into PCB.
- 4. Wave solder the entire assembly in a no-wash solder process utilizing solder fixture. The solder fixture is needed to protect the sensor during the solder process. It also sets the correct sensor-to-PCB distance as the lead shoulders do not normally rest on the PCB surface. The fixture should be designed to expose the sensor leads to solder while shielding the optical aperture from direct solder contact.
- 5. Place the lens onto the base plate.
- 6. Remove the protective kapton tape from optical aperture of the sensor. Care must be taken to keep contaminants from entering the aperture. Recommend not to place the PCB facing up during the entire mouse assembly process. Recommend to hold the PCB first vertically for the kapton removal process.
- 7. Insert PCB assembly over the lens onto the base plate aligning post to retain PCB assembly. The sensor aperture ring should self-align to the lens.

- 8. The optical position reference for the PCB is set by the base plate and lens. Note that the PCB motion due to button presses must be minimized to maintain optical alignment.
- 9. Install mouse top case. There MUST be a feature in the top case to press down onto the PCB assembly to ensure all components are interlocked to the correct vertical height.




Figure 6. Block diagram of ADNS-5020-EN optical mouse sensor.

Design Considerations for Improved ESD Performance

For improved electrostatic discharge performance, typical creepage and clearance distance are shown in the table below. Assumption: base plate construction as per the Avago Technologies supplied IGES file and ADNS-5100/5100-001 lens.

Typical Distance	Millimeters
Creepage	16.0
Clearance	2.1

Note that the lens material is polycarbonate or polystyrene HH30, therefore, cyanoacrylate based adhesives or other adhesives that may damage the lens should **NOT** be used.




Figure 7. Sectional view of PCB assembly highlighting optical mouse components.




Figure 8. Schematic diagram for interface between ADNS-5020-EN and microcontroller.

Regulatory Requirements

- Passes FCC B and worldwide analogous emission limits when assembled into a mouse with shielded cable and following Avago Technologies recommendations.
- Passes IEC-1000-4-3 radiated susceptibility level when assembled into a mouse with shielded cable and following Avago Technologies recommendations.
- Passes EN61000-4-4/IEC801-4 EFT tests when assembled into a mouse with shielded cable and following Avago Technologies recommendations.
- UL flammability level UL94 V-0.
- Provides sufficient ESD creepage/clearance distance to avoid discharge up to 15 kV when assembled into a mouse using ADNS-5100 round lens according to usage instructions above.

Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Units	Notes
Storage Temperature	Τ _s	-40	85	°C	
Lead Solder Temp			260	°C	
Supply Voltage	V _{DD}	-0.5	5.5	V	
ESD 3015			2	kV	All pins, human body model MIL 883 Method
Input Voltage	V _{IN}	-0.5	V _{DD} +0.5	V	All I/O pins
Output Current	lout		7	mA	SDIO pin

Recommended Operating Conditions

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Operating Temperature	T _A	0		40	°C	
Power Supply	V _{DD}	4.0	5.0	5.25	V	
Power Supply Rise Time	V _{RT}	0.005		100	ms	0 to V_{DD}
Supply Noise (Sinusoidal)	V _{NA}			100	mV p-p	10 kHz-50 MHz
Serial Port Clock Frequency	، f _{SCLK}			1	MHz	50% duty cycle.
Distance from Lens Referen Plane to Tracking Surface (2		Z	2.3	2.4	2.5	mm
Speed	S		16	20	ips	
Acceleration	а			2	G	
Load Capacitance	C _{out}			100	рF	SDIO




Figure 9. Distance from lens reference plane to tracking surface (Z).

AC Electrical Specifications

Electrical Characteristics over recommended operating conditions. Typical values at 25 °C, V_{DD} = 3.3 V.

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Power Down	t _{PD}			50	ms	From PD (when bit 1 of register 0x0d is set) to low current
Wake from Power Down	t _{WAKEUP}	50		55	ms	From PD inactive (when NRESET pin is asserted high or write 0x5a to register 0x3a) to valid motion
Reset Pulse Width	t _{RESET}	250			ns	Active low.
Motion Delay after Reset	t _{MOT-RST}			50	ms	From NRESET pull high to valid mo tion, assuming V _{DD} and motion is present.
SDIO Rise Time	t _{r-SDIO}		150	300	ns	C _L = 100pF
SDIO Fall Time	t _{f-SDIO}		150	300	ns	C _L = 100pF
SDIO delay after SCLK	t _{DLY-SDIO}			120	ns	From SCLK falling edge to SDIO data valid, no load conditions.
SDIO Hold Time	t _{hold-SDIO}	0.5		1/f _{SCLK}	us	Data held until next falling SCLK edge.
SDIO Setup Time	t _{setup-SDIO}	120			ns	From data valid to SCLK rising edge.
SPI Time between Write Commands	t _{SWW}	30			μs	From rising SCLK for last bit of the first data byte, to rising SCLK for last bit of the second data byte.
SPI Time between Write and Read Commands	t _{SWR}	20			μs	From rising SCLK for last bit of the first data byte, to rising SCLK for last bit of the second address byte.
SPI Time between Read and Subsequent Commands	t _{SRW} t _{SRR}	500			ns	From rising SCLK for last bit of the first data byte, to falling SCLK for the first bit of the next address.
SPI Read Address-Data Delay	t _{SRAD}	4			μs	From rising SCLK for last bit of the address byte, to falling SCLK for first bit of data being read.
NCS Inactive after Motion Burst	t _{BEXIT}	250			ns	Minimum NCS inactive time after motion burst before next SPI usage.
NCS to SCLK Active	t _{NCS-SCLK}	120			ns	From NCS falling edge to first SCLK rising edge.
SCLK to NCS Inactive (for read operation)	t _{SCLK-NCS}	120			ns	From last SCLK rising edge to NCS rising edge, for valid SDIO data transfer.
SCLK to NCS Inactive (for write operation)	t _{SCLK-NCS}	20			US	From last SCLK rising edge to NCS rising edge, for valid SDIO data transfer.
NCS to SDIO High-Z	t _{NCS-SDIO}			500	ns	From NCS rising edge to SDIO high-Z state.
Transient Supply Current	I _{DDT}			60	mA	Max supply current during a V_{DD} ramp from 0 to V_{DD} .

DC Electrical Specifications

Electrical Characteristics over recommended operating conditions. Typical values at 25 °C, V_{DD} = 3.3 V.

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
DC Supply Current	I _{DD_AVG}		6	10	mA	Average sensor current, at max frame rate. No load on SDIO.
Idle Supply Current			2		mA	
Input Low Voltage	V _{IL}			0.5	V	SCLK, SDIO, NCS, NRESET
Input High Voltage	V _{IH}	V _{DD} - 0.5			V	SCLK, SDIO, NCS, NRESET
Input Hysteresis	V_{I_HYS}		200		mV	SCLK, SDIO, NCS, NRESET
Input Leakage Current	l _{leak}		±1	±10	μΑ	Vin = VDD-0.6 V, SCLK, SDIO, NCS, NRESET
XY_LED Current	I _{XY_LED}		20	50	mA	Average current at maximum frame rate. XY_LED pin voltage range should be greater than 0.8 V.
Output Low Voltage	V _{OL}			0.7	V	I _{out} = 1 mA, SDIO
Output High Voltage	V _{OH}	VDD-0.7			V	I _{out} =-1 mA, SDIO
Input Capacitance	C _{in}		50		рF	NCS, SCLK, SDIO, NRESET

Typical Performance Characteristics





Figure 10. Mean resolution vs. distance from lens reference plane to surface.






Figure 11. Average error vs. distance (mm).

Figure 12. Relative wavelength responsivity.

LED Mode

For power savings, the LED will not be continuously on. ADNS-5020-EN will pulse the LED only when needed.

Synchronous Serial Port

The synchronous serial port is used to set and read parameters in the ADNS-5020-EN, and to read out the motion information.

The port is a three wire serial port. The host micro-controller always initiates communication; the ADNS-5020-EN never initiates data transfers. SCLK, SDIO, and NCS may be driven directly by a micro-controller. The port pins may be shared with other SPI slave devices. When the NCS pin is high, the inputs are ignored and the output is tri-stated.

The lines that comprise the SPI port:


- SCLK: Clock input. It is always generated by the master (the micro-controller).
- SDIO: Input and Output data.
- NCS: Chip select input (active low). NCS needs to be low to activate the serial port; otherwise, SDIO will be high Z, and SDIO & SCLK will be ignored. NCS can also be used to reset the serial port in case of an error.

Chip Select Operation

The serial port is activated after NCS goes low. If NCS is raised during a transaction, the entire transaction is aborted and the serial port will be reset. This is true for all transactions. After a transaction is aborted, the normal address-to-data or transaction-to-transaction delay is still required before beginning the next transaction. To improve communication reliability, all serial transactions should be framed by NCS. In other words, the port should not remain enabled during periods of non-use because ESD and EFT/B events could be interpreted as serial communication and put the chip into an unknown state. In addition, NCS must be raised after each burst-mode transaction is complete to terminate burst-mode. The port is not available for further use until burst-mode is terminated.


Write Operation

Write operation, defined as data going from the microcontroller to the ADNS-5020-EN, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address (seven bits) and has a "1" as its MSB to indicate data direction. The second byte contains the data. The ADNS-5020-EN reads SDIO on rising edges of SCLK.



SDIO DRIVEN BY MICRO-CONTROLLER


Write Operation



SDIO Setup and Hold Time

Read Operation

A read operation, defined as data going from the ADNS-5020-EN to the micro-controller, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address, is sent by the micro- controller over SDIO, and has a "0" as its MSB to indicate data direction. The second byte contains the data and is driven by the ADNS-5020-EN over SDIO. The sensor outputs SDIO bits on falling edges of SCLK and samples SDIO bits on every rising edge of SCLK.




RELEASED BY 5020 \square \square DRIVEN BY MICRO

ADNS-5020-EN to Microcontroller Handoff

NOTE: The $0.5/f_{SCLK}$ minimum high state of SCLK is also the minimum SDIO data hold time of the ADNS-5020-EN. Since the falling edge of SCLK is actually the start of the next read or write command, the ADNS-5020-EN will hold the state of data on SDIO until the falling edge of SCLK.


Required Timing between Read and Write Commands

There are minimum timing requirements between read and write commands on the serial port.




Timing between Two Write Commands

If the rising edge of the SCLK for the last data bit of the second write command occurs before the required delay (t_{SWW}) , then the first write command may not complete correctly.






If the rising edge of SCLK for the last address bit of the read command occurs before the required delay (t_{SWR}), the write command may not complete correctly.



Timing between Read and Either Write or Subsequent Read Commands

During a read operation SCLK should be delayed at least t_{SRAD} after the last address data bit to ensure that the ADNS-5020-EN has time to prepare the requested data. The falling edge of SCLK for the first address bit of either the read or write command must be at least t_{SRR} or t_{SRW} after the last SCLK rising edge of the last data bit of the previous read operation.



Burst Mode Operation

Burst mode is a special serial port operation mode that may be used to reduce the serial transaction time for a motion read. The speed improvement is achieved by continuous data clocking to or from multiple registers without the need to specify the register address, and by not requiring the normal delay period between data bytes.

Burst mode is activated by reading the Motion_Burst register. The ADNS-5020-EN will respond with the contents of the Delta_X, Delta_Y, SQUAL, Shutter_ Upper, Shutter Lower, Maximum Pixel and Pixel Sum registers in that order. The burst transaction can be terminated anywhere in the sequence after the Delta_X value by bringing the NCS pin high. After sending the register address, the micro-controller must wait t_{SRAD} and then begin reading data. All data bits can be read with no delay between bytes by driving SCLK at the normal rate. The data are latched into the output buffer after the last address bit is received. After the burst transmission is complete, the micro-controller must raise the NCS line for at least t_{BEXIT}to terminate burst mode. The serial port is not available for use until it is reset with NCS, even for a second burst transmission.

Avago Technologies highly recommends the usage of burst mode operation in optical mouse sensor design applications.

Notes on Power-up and Reset

The ADNS-5020-EN does not perform an internal power up self-reset; the NRESET pin must be asserted low every time power is applied. There are two ways to reset the chip, either assert low NRESET pin or by writing 0x5a to register 0x3a. A full reset will thus be executed. Any register settings must then be reloaded. During power-up there will be a period of time after the power supply is high but before any clocks are available. The table below shows the state of the various pins during power-up and reset.

State of Signal Pins After VDD is Valid

Pin	During Reset	After Reset
NCS	Ignored	Functional
SDIO	Ignored	Depends on NCS
SCLK	Ignored	Depends on NCS
XY_LED	Hi-Z	Functional

Notes on Power Down

The ADNS-5020-EN can be set in Power Down mode by setting bit 1 of register 0x0d. In addition, the SPI port should not be accessed during power down. (Other ICs on the same SPI bus can be accessed, as long as the sensor's NCS pin is not asserted.) The table below shows the state of various pins during power down. There are 2 ways to exit power down, either assert low NRESET pin or by writing 0x5a to Register 0x3a. A full reset will thus be executed. Wait tWAKEUP before accessing the SPI port. Any register settings must then be reloaded.

Pin	Power Down Active
NRESET	Functional
NCS	Functional*
SDIO	Functional*
SCLK	Functional*
XY_LED	Low current

* NCS pin must be held to 1(high) if SPI bus is shared with other devices. It can be in either state if the sensor is the only device in addition to the controller microprocessor.

Note:

There is long wakeup time from power down. The feature should not be used for power management during normal mouse motion.

Registers

The ADNS-5020-EN registers are accessible via the serial port. The registers are used to read motion data and status as well as to set the device configuration.

Address	Register	Read/Write	Default Value	
0x00	Product_ID	R	0x12	
0x01	Revision_ID	R	0x01	
0x02	Motion	R	0x00	
0x03	Delta_X	R	Any	
0x04	Delta_Y	R	Any	
0x05	SQUAL	R	Any	
0x06	Shutter_Upper	R	Any	
0x07	Shutter_Lower	R	Any	
0x08	Maximum_Pixel	R	Any	
0x09	Pixel_Sum	R	Any	
0x0a	Minimum_Pixel	R	Any	
0x0b	Pixel_Grab	R/W	Any	
0х0с	Reserved			
0x0d	Mouse Control	R/W	0x00	
0x0e – 0x39	Reserved			
0x3a	Chip_Reset	W	N/A	
0x3b – 0x3e	Reserved			
0x3f	Inv_Rev_ID	R	0xfe	
0x40 – 0x62	Reserved			
0x63	Motion_Burst	R	0x00	

Product_ID Access: Read			ss: 0x00 /alue: 0x12						
	Bit	7	6	5	4	3	2	1	0
	Field	PID ₇	PID ₆	PID ₅	PID ₄	PID ₃	PID ₂	PID ₁	PID ₀
Data Type:	8-Bit u	nsigned inte	eger						
USAGE:		-	ins a unique id t can be used		-				s register
Revision_ID Access: Read			ss: 0x01 /alue: 0x01						
	Bit	7	6	5	4	3	2	1	0
	F ¹ . 1 . 1				RID ₄	RID ₃	RID ₂	RID ₁	RID ₀
		RID ₇ nsigned inte gister conta	RID ₆ eger ins the IC revi	RID₅ sion. It is sul		nge when n	ew IC versic	ons are relea	ised.
Data Type: USAGE: Motion Access: Read/\	8-Bit u This re	nsigned inte gister conta Addres	eger ins the IC revis			nge when n	ew IC versio	ons are relea	ised.
USAGE:	8-Bit u This re	nsigned inte gister conta Addres	eger ins the IC revi			nge when n	ew IC versic	ins are relea	ised.
USAGE: Motion	8-Bit u This re Write Bit	nsigned inte gister conta Addres Reset V	eger ins the IC revis ss: 0x02 /alue: 0x00 6	sion. It is sub	oject to chai	3	2	1	0
USAGE: Motion	8-Bit u This re	nsigned inte gister conta Addres Reset V	eger ins the IC revis ss: 0x02 /alue: 0x00	sion. It is sub	oject to cha				0
USAGE: Motion	8-Bit u This re Write Bit	nsigned inte gister conta Addres Reset V 7 MOT	eger ins the IC revis ss: 0x02 /alue: 0x00 6	sion. It is sub	oject to chai	3	2	1	0
USAGE: Motion Access: Read/\	8-Bit u This re Write Bit Field Bit field Registe the MC	nsigned inte gister conta Addres Reset V 7 MOT d. er 0x02 allov DT bit is set, f	eger ins the IC revis ss: 0x02 /alue: 0x00 6	sion. It is sub 5 Reserved determine should read	2 4 Reserved if motion ha registers 0x	3 Reserved as occurred 03 and 0x04	2 Reserved since the las	1 Reserved	0 Reserved
USAGE: Motion Access: Read/\	8-Bit u This re Write Bit Field Bit field Registe the MC Read th Writing	nsigned inte gister conta Addres Reset V 7 7 MOT d. er 0x02 allow DT bit is set, t his register l	eger ins the IC revis ss: 0x02 /alue: 0x00 6 Reserved ws the user to then the user s	5 Reserved determine should read	4 Reserved if motion ha registers 0x X and Delta	3 Reserved as occurred 03 and 0x04 _Y registers	2 Reserved since the last to get the a	1 Reserved	0 Reserved as read. If d motion.
USAGE: Motion Access: Read/M Data Type: USAGE: Field Nation	8-Bit u This re Write Bit Field Bit field Registe the MC Read th Writing byte is	nsigned inte gister conta Addres Reset V 7 MOT d. er 0x02 allov DT bit is set, a his register l g anything t	eger ins the IC revis ss: 0x02 /alue: 0x00 6 Reserved ws the user to then the user so before reading o this register Description	5 Reserved determine should read the Delta_ clears the M	4 Reserved if motion ha registers 0x X and Delta 10T bit, Delta	3 Reserved as occurred 03 and 0x04 _Y registers	2 Reserved since the last to get the a	1 Reserved	0 Reserved
USAGE: Motion Access: Read/A Data Type: USAGE:	8-Bit u This re Write Bit Field Bit field Registe the MC Read th Writing byte is	nsigned inte gister conta Addres Reset V 7 MOT d. er 0x02 allov DT bit is set, a his register l g anything t	eger ins the IC revis ss: 0x02 /alue: 0x00 6 Reserved ws the user to then the user so before reading o this register Description Motion sin	5 Reserved determine should read the Delta_ clears the M	4 Reserved if motion ha registers 0x X and Delta 10T bit, Delta	3 Reserved as occurred 03 and 0x04 _Y registers	2 Reserved since the last to get the a	1 Reserved	0 Reserved
USAGE: Motion Access: Read/M Data Type: USAGE: Field Nation	8-Bit u This re Write Bit Field Bit field Registe the MC Read th Writing byte is	nsigned inte gister conta Addres Reset V 7 MOT d. er 0x02 allov DT bit is set, a his register l g anything t	eger ins the IC revis ss: 0x02 /alue: 0x00 6 Reserved 0 the user to then the user so before reading o this register Description Motion sin 0 = No motio	5 Reserved determine should read the Delta_ clears the M	4 Reserved if motion ha registers 0x X and Delta IOT bit, Delta	3 Reserved 03 and 0x04 _Y registers ta_X and De	2 Reserved since the las to get the a elta_Y regist	1 Reserved st time it wa accumulated ers. The wri	0 Reserved as read. If d motion. tten data

Delta_X		Add	ress: 0x03						
Access: Read		Rese	et Value: 0x00						
	Bit	7	6	5	4	3	2	1	0
	Field	X ₇	X ₆	X ₅	X ₄	X ₃	X ₂	X ₁	X ₀
Data Type:	Eight k	oit 2's com	nplement num	ber.					
JSAGE:	X mov the reg		counts since la	st report.	Absolute va	lue is dete	rmined by re	solution. Re	eading c
	MOTION	-128	-127	-2	-1 0	+1	+2	+126	+127
			((<u> </u>	
	DELTA_X	80	81	FE	「」」 FF 00	01	02	7 I	7F
OTE: Avago Tech	nologies RE	COMMENDS	5 that registers Ox	03 and 0x04	be read seque	ntially.			
_	nologies RE		5 that registers 0x ress: 0x04	03 and 0x04	l be read seque	ntially.			
elta_Y	nologies RE	Add	_	03 and 0x04	l be read seque	ntially.			
Delta_Y	nologies RE Bit	Add	ress: 0x04	03 and 0x04	l be read seque	ntially.	2	1	0
NOTE: Avago Tech Delta_Y Access: Read		Add Rese	ress: 0x04 et Value: 0x00				2 Y ₂	1 Y ₁	0 Y ₀
Delta_Y	Bit Field	Add Rese 7 Y ₇	ress: 0x04 et Value: 0x00 6	5 Y ₅	4	3			
Delta_Y Access: Read Data Type:	Bit Field Eight b	Add Rese 7 Y ₇ Dit 2's com ement is 6	ress: 0x04 et Value: 0x00 <u>6</u> Y ₆	5 Y ₅ ber.	4 Y ₄	3 Y ₃	Y ₂	Y ₁	Y ₀
Delta_Y Access: Read Data Type:	Bit Field Eight k	Add Rese 7 Y ₇ Dit 2's com ement is 6	ress: 0x04 et Value: 0x00 6 Y ₆	5 Y ₅ ber.	4 Y ₄	3 Y ₃	Y ₂	Y ₁	Y ₀
Delta_Y Access: Read	Bit Field Eight k Y mov the reg	Add Rese 7 Y ₇ Dit 2's com ement is o gister.	ress: 0x04 et Value: 0x00 <u>6</u> Y ₆ nplement num counts since la	5 Y ₅ ber. st report.	4 Y ₄ Absolute va	3 Y ₃ lue is dete	Y ₂ rmined by re	Y ₁ solution. Re	Y ₀ eading c
Delta_Y Access: Read Data Type:	Bit Field Eight k Y mov the reg	Add Rese 7 Y ₇ Dit 2's com ement is o gister.	ress: 0x04 et Value: 0x00 <u>6</u> Y ₆ nplement num counts since la	5 Y ₅ ber. st report.	4 Y ₄ Absolute va	3 Y ₃ lue is dete	Y ₂ rmined by re	Y ₁ solution. Re	Y ₀ eading c

NOTE: Avago Technologies RECOMMENDS that registers 0x03 and 0x04 be read sequentially.

SQUAL Access: Read			ss: 0x05 /alue: 0x00						
	Bit	7	6	5	4	3	2	1	0
	Field	SQ ₇	SQ ₆	SQ ₅	SQ ₄	SQ ₃	SQ ₂	SQ ₁	SQ ₀

Data Type: Upper 8 bits of a 9-bit unsigned integer.

USAGE: SQUAL (Surface Quality) is a measure of the number of valid features visible by the sensor in the current frame.

The maximum SQUAL register value is 144. Since small changes in the current frame can result in changes in SQUAL, variations in SQUAL when looking at a surface are expected. The graph below shows 250 sequentially acquired SQUAL values, while a sensor was moved slowly over white paper. SQUAL is nearly equal to zero, if there is no surface below the sensor. SQUAL is typically maximized when the navigation surface is at the optimum distance from the imaging lens (the nominal Z-height).




Figure 13. Squal values (white paper).




Figure 14. Mean squal vs. Z (white paper).

Shutter_Upper		Addre	ss: 0x06						
Access: Read		Reset	Value: 0x00						
	Bit	7	6	5	4	3	2	1	0
	Field	S ₁₅	S ₁₄	S ₁₃	S ₁₂	S ₁₁	S ₁₀	S ₉	S ₈
Shutter_Lower		Addre	ss: 0x07						
Access: Read		Reset	Value: 0x00						
	Bit	7	6	5	4	3	2	1	0
	Field	S ₇	S ₆	S ₅	S ₄	S ₃	S ₂	S ₁	S ₀

Data Type: Sixteen bit unsigned integer.

USAGE: Units are clock cycles. Read Shutter_Upper first, then Shutter_Lower. They should be read consecutively. The shutter is adjusted to keep the average and maximum pixel values within normal operating ranges. The shutter value is automatically adjusted.




Figure 15. Shutter (white paper).




Figure 16. Mean shutter vs. Z (white paper).


Maximum_Pixel		Addre	ss: 0x08						
Access: Read		Reset	Value: 0x00						
	Bit	7	6	5	4	3	2	1	0
	Field	MP ₀	MP ₆	MP ₅	MP_4	MP ₃	MP ₂	MP ₁	MP ₀
Data Type:	Eight-l	bit number.							
USAGE:		num Pixel va value can va			1inimum va	lue = 0, max	kimum valu	e = 127. The	e maximur
Pixel_Sum		Addre	ss: 0x09						
Access: Read		Reset	Value: 0x00						
	Bit	7	6	5	4	3	2	1	0
	Field	AP ₇	AP ₆	AP ₅	AP ₄	AP ₃	AP ₂	AP ₁	AP ₀
Data Type:	High 8	B bits of an u	Insigned 15	-bit integer.					
USAGE:								maximum a he full sum	
	The me	avimum ro	aistor valuo	ic 222 Tho	minimum i	s 0. The pix	al sum valu	e can chanc	

Minimum_Pixel		Addres	s: 0x0a						
Access: Read		Reset V	/alue: 0x00						
	Bit	7	6	5	4	3	2	1	0
	Field	MP_0	MP_6	MP ₅	MP_4	MP ₃	MP ₂	MP ₁	MP_0
	-								
Data Type:	Eight-b	oit number.							
	Minim	bit number. um Pixel valu can vary with			imum value	= 0, maxim	um value = ⁻	127. The mir	iimum pixe
Data Type: USAGE: Pixel_Grab	Minim	um Pixel valu	n every fran		imum value	= 0, maxim	um value = 1	127. The mir	iimum pixe
USAGE:	Minimo value c	um Pixel valu an vary with Addres	n every fran		imum value	= 0, maxim	um value = ⁻	127. The mir	iimum pixo
USAGE: Pixel_Grab	Minimo value c	um Pixel valu an vary with Addres	n every fran s: 0x0b		imum value	= 0, maxim	um value = ⁻	127. The mir	iimum pixe

USAGE: The pixel grabber captures 1 pixel per frame. If there is a valid pixel in the grabber when this register is read, the MSB will be set, an internal counter will incremented to capture the next pixel and the grabber will be armed to capture the next pixel. It will take 225 reads to upload the complete image. Any write to this register will reset and arm the grabber to grab pixel 0 on the next image.

Physical Pixel Address Map - readout order of the array

(looking through the sensor aperture at the bottom of the package)



วว

Reserved		Address:	0x0c						
Mouse_control		Address:	0x0d						
Access: Read/	Write	Reset Val	ue: 0x00						
	Bit	7	6	5	4	3	2	1	0
	Field	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	PD	RES
Data Type: USAGE:	_	number ensor resolu	tion and po	wer down s	ettings can	be accessed	l or to be ed	ited by th	is registe
	_	ensor resolu	tion and po	wer down s	ettings can	be accessed	l or to be ed	ited by th	is registe
	Mouse s	ensor resolu e De Pc	escription	wer down s	ettings can	be accessed	l or to be ed	ited by th	is registe
	Mouse s	ensor resolu e De Pc O :	escription ower Down = Normal		ettings can	be accessed	l or to be ed	ited by th	is registe
	Mouse s Field Nam PD	ensor resolut e De Pc 0 : 1 :	escription ower Down = Normal = Power Do	wn	ettings can	be accessed	l or to be ed	ited by th	is registe
	Mouse s	ensor resolut e De Pc 0 : 1 : Se	escription ower Down = Normal = Power Do et resolution	wn	ettings can	be accessed	l or to be ed	ited by th	is registe
	Mouse s Field Nam PD	ensor resolu e De Pc 0 : 1 : Se 0 :	escription ower Down = Normal = Power Do	wn	ettings can	be accessec	l or to be ed	ited by th	is registe

Reserved		Addres	ss: 0x0e-0x3	9					
Chip_Reset Access: Write			ss: 0x3a /alue: 0x00						
	Bit	7	6	5	4	3	2	1	0
	Field	CR ₇	CR ₆	CR 5	CR ₄	CR 3	CR ₂	CR ₁	CR ₀

Data Type: 8-Bit unsigned integer

USAGE: Write 0x5a to initiate chip RESET.

Inv_Rev_ID			Add	ress: 0x3f					
Access: Read			Rese	et Value: 0xfe	e				
	Bit	7	6	5	4	3	2	1	0
	Field	, RRID ₇	RRID ₆	RRID ₅	RRID ₄	RRID ₃	RRID ₂	RRID ₁	RRID
Data Type:	8-Bit u	nsigned inte	eger						
Data Type: USAGE:		nsigned inte gister conta	-	rse of the rev	vision ID wł	nich is locate	ed at registe	r 0x01.	
		-	-	rse of the re	vision ID wł	nich is locate	ed at registe	r 0x01.	
USAGE:		gister conta	-		vision ID wh	nich is locate	ed at registe	r 0x01.	
		gister conta	ins the inver		vision ID wh	nich is locate	ed at registe	r 0x01.	
USAGE: Reserved		gister contai Addres Addres	ins the inver		vision ID wł	nich is locate	ed at registe	r 0x01.	
USAGE: Reserved Motion_Burst		gister contai Addres Addres	ins the invest s: 0x40-0x63 s: 0x63		vision ID wł	nich is locate	ed at registe	r 0x01.	0

USAGE: Read from this register to activate burst mode. The sensor will return the data in the Delta_X, Delta_Y, Squal, Shutter_Upper, Shutter_Lower, Maximum_Pixel and Pixel_Sum. If the burst is not terminated at this point, the internal address counter stops incrementing and Pixel Sum register's value will be continuously returned. Bursts are terminated when NCS is raised.

For product information and a complete list of distributors, please go to our website: www.avagotech.com



