

# Dual Bootstrapped, 12 V MOSFET Driver with Output Disable

**ADP3110A** 

## **FEATURES**

All-in-one synchronous buck driver
Bootstrapped high-side drive
One PWM signal generates both drives
Anticross conduction protection circuitry

OD for disabling the driver outputs

Meets CPU VR requirement when used with
Analog Devices Flex-Mode™¹ controller

#### **APPLICATIONS**

Multiphase desktop CPU supplies
Single-supply synchronous buck converters

## **GENERAL DESCRIPTION**

The ADP3110A is a dual, high voltage MOSFET driver optimized for driving two N-channel MOSFETs, the two switches in a nonisolated synchronous buck power converter. Each driver is capable of driving a 3000 pF load with a 25 ns propagation delay and a 30 ns transition time. One of the drivers can be bootstrapped and is designed to handle the high voltage slew rate associated with floating high-side gate drivers. The ADP3110A includes overlapping drive protection to prevent shoot-through current in the external MOSFETs.

The OD pin shuts off both the high-side and the low-side MOSFETs to prevent rapid output capacitor discharge during system shutdown.

The ADP3110A is specified over the commercial temperature range of 0°C to 85°C and is available in an 8-lead SOIC\_N or an 8-lead LFCSP\_VD package.

<sup>1</sup> Flex-Mode<sup>™</sup> is protected by U.S. Patent 6683441; other patents pending.

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

# **TABLE OF CONTENTS**

Features
Applications
General Description
Functional Block Diagram
Revision History
Specifications
Absolute Maximum Ratings
ESD Caution4
Pin Configuration and Function Descriptions5
Timing Characteristics
Typical Performance Characteristics

Theory of Operation
Low-Side Driver
High-Side Driver
Overlap Protection Circuit
Application Information10
Supply Capacitor Selection
Bootstrap Circuit
MOSFET Selection
PC Board Layout Considerations11
Outline Dimensions
Ordering Guide13

# **REVISION HISTORY**

3/06—Revision 0: Initial Version

# **SPECIFICATIONS**

 $V_{CC}$  = 12 V, BST = 4 V to 26 V,  $T_A$  = 25°C, unless otherwise noted.  $^1$ 

Table 1.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
DIGITAL INPUTS (PWM, OD)						
Input Voltage High <sup>2</sup>			2.0			V
Input Voltage Low <sup>2</sup>					0.8	V
Input Current <sup>2</sup>			-1		+1	μΑ
Hysteresis <sup>2</sup>			90	250		mV
HIGH-SIDE DRIVER						
Output Resistance, Sourcing Current		BST to SW = 12 V		2.6	3.4	Ω
Output Resistance, Sinking Current		BST to SW = 12 V		1.4	1.8	Ω
Output Resistance, Unbiased		BST to SW = 0 V		10		kΩ
Transition Times	t <sub>rDRVH</sub>	BST to SW = $12 \text{ V}$ , $C_{LOAD} = 3 \text{ nF}$ , see Figure 4		40	55	ns
	t <sub>fDRVH</sub>	BST to SW = 12 V, $C_{LOAD}$ = 3 nF, see Figure 4		30	45	ns
Propagation Delay Times	$t_{pdhDRVH}$	BST to SW = $12 \text{ V}$ , $C_{LOAD} = 3 \text{ nF}$ , see Figure 4		45	65	ns
	t <sub>pdIDRVH</sub>	BST to SW = 12 V, $C_{LOAD}$ = 3 nF, see Figure 4		25	35	ns
	$t_{pdl\overline{OD}}$	See Figure 3		20	35	ns
	$t_{pdh}\overline{_{OD}}$	See Figure 3		40	55	ns
SW Pull-Down Resistance		SW to PGND		10		kΩ
LOW-SIDE DRIVER						
Output Resistance, Sourcing Current				2.5	3.4	Ω
Output Resistance, Sinking Current				1.4	1.8	Ω
Output Resistance, Unbiased		$V_{CC} = PGND$		10		kΩ
Transition Times	$t_{rDRVL}$	$C_{LOAD} = 3 \text{ nF, see Figure 4}$		40	50	ns
	t <sub>fDRVL</sub>	C <sub>LOAD</sub> = 3 nF, see Figure 4		20	30	ns
Propagation Delay Times	$t_{\sf pdhDRVL}$	C <sub>LOAD</sub> = 3 nF, see Figure 4		15	35	ns
	$t_{\sf pdIDRVL}$	C <sub>LOAD</sub> = 3 nF, see Figure 4		30	40	ns
	t <sub>pdl</sub> OD	See Figure 3		20	35	ns
	$t_{pdh} \overline{_{OD}}$	See Figure 3	110	190		ns
Timeout Delay		SW = 5 V	110	190		ns
·		SW = PGND	95	150		ns
SUPPLY						
Supply Voltage Range <sup>2</sup>	$V_{CC}$		4.15		13.2	V
Supply Current <sup>2</sup>	Isys	BST = 12 V, IN = 0 V		2	5	mA
UVLO Voltage <sup>2</sup>		V <sub>cc</sub> rising	1.5		3.0	٧
Hysteresis <sup>2</sup>				350		mV

 $<sup>^1</sup>$  All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC) methods.  $^2$  Specifications apply over the full operating temperature range  $T_A = 0^{\circ}C$  to  $85^{\circ}C$ .

# **ABSOLUTE MAXIMUM RATINGS**

Table 2

Rating
−0.3 V to +15 V
$-0.3 \text{ V to V}_{CC} + 15 \text{ V}$
−0.3 V to +35 V
−0.3 V to +15 V
−5 V to +15 V
–10 V to +25 V
SW - 0.3 V to BST + 0.3 V
SW – 2 V to BST + 0.3 V
$-0.3 \text{ V}$ to $V_{CC} + 0.3 \text{ V}$
$-2 \text{ V to V}_{CC} + 0.3 \text{ V}$
-0.3 V to 6.5 V
123°C/W
90°C/W
0°C to 85°C
0°C to 150°C
−65°C to +150°C
300°C
215℃
260°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Unless otherwise specified, all voltages are referenced to PGND.

#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS





Figure 2. Pin Configuration


# **Table 3. Pin Function Descriptions**

Pin No.	Mnemonic	Description			
1	BST	Upper MOSFET Floating Bootstrap Supply. A capacitor connected between the BST and SW pins holds this bootstrapped voltage for the high-side MOSFET while it is switching.			
2	IN	Logic Level PWM Input. This pin has primary control of the driver outputs. In normal operation, pulling thi low turns on the low-side driver; pulling it high turns on the high-side driver.			
3	OD	Output Disable. When low, this pin disables normal operation, forcing DRVH and DRVL low.			
4	VCC	Input Supply. This pin should be bypassed to PGND with ~1 μF ceramic capacitor.			
5	DRVL	Synchronous Rectifier Drive. Output drive for the lower (synchronous rectifier) MOSFET.			
6	PGND	Power Ground. Connect this pin closely to the source of the lower MOSFET.			
7	SW	Switch Node Connection. This pin is connected to the buck-switching node, close to the upper MOSFET source It is the floating return for the upper MOSFET drive signal. It is also used to monitor the switched voltage to prevent the lower MOSFET from turning on until the voltage is below ~1 V.			
8	DRVH	Buck Drive. Output drive for the upper (buck) MOSFET.			

# TIMING CHARACTERISTICS

Timing is referenced to the 90% and 10% points, unless otherwise noted.





# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. DRVH Rise and DRVL Fall Times  $C_{LOAD} = 6$  nF for DRVH,  $C_{LOAD} = 2$  nF for DRVH




Figure 6. DRVH Fall and DRVL Rise Times  $C_{LOAD} = 6$  nF for DRVH,  $C_{LOAD} = 2$  nF for DRVH




Figure 7. DRVH and DRVL Rise Times vs. Temperature




Figure 8. DRVH and DRVL Fall Times vs. Temperature




Figure 9. DRVH and DRVL Rise Times vs. Load Capacitance




Figure 10. DRVH and DRVL Fall Times vs. Load Capacitance




Figure 11. Supply Current vs. Frequency




Figure 12. Supply Current vs. Temperature




Figure 13. DRVL Output Voltage vs. Supply Voltage

# THEORY OF OPERATION

The ADP3110A is a dual MOSFET driver optimized for driving two N-channel MOSFETs in a synchronous buck converter topology. A single PWM input signal is all that is required to properly drive the high-side and the low-side MOSFETs. Each driver is capable of driving a 3 nF load at speeds up to 500 kHz. A functional block diagram of the ADP3110A is shown in Figure 1.

## **LOW-SIDE DRIVER**

The low-side driver is designed to drive a ground referenced N-channel MOSFET. The bias to the low-side driver is internally connected to the  $V_{\text{CC}}$  supply and PGND.

When the ADP3110A is enabled, the driver output is 180° out of phase with the PWM input. When the ADP3110A is disabled, the low-side gate is held low.

#### **HIGH-SIDE DRIVER**

The high-side driver is designed to drive a floating N-channel MOSFET. The bias voltage for the high-side driver is developed by an external bootstrap supply circuit that is connected between the BST and SW pins.

The bootstrap circuit comprises Diode D1 and Bootstrap Capacitor  $C_{BST1}$ .  $C_{BST2}$  and  $R_{BST}$  are included to reduce the high-side gate drive voltage and limit the switch node slew rate (referred to as a Boot-Snap circuit, see the Application Information section for more details). When the ADP3110A is starting up, the SW pin is at ground; therefore, the bootstrap capacitor charges up to  $V_{CC}$  through D1. When the PWM input goes high, the high-side driver begins to turn on the high-side MOSFET, Q1, by pulling charge out of  $C_{BST1}$  and  $C_{BST2}$ . As Q1 turns on, the SW pin rises up to  $V_{IN}$  and forces the BST pin to  $V_{IN} + V_{C(BST)}$ . This holds Q1 on because enough gate-to-source voltage is provided. To complete the cycle, Q1 is switched off by

pulling the gate down to the voltage at the SW pin. When the low-side MOSFET, Q2, turns on, the SW pin is pulled to ground. This allows the bootstrap capacitor to charge up to  $V_{\rm CC}$  again.

The high-side driver is in phase with the PWM input. When the driver is disabled, the high-side gate is held low.

#### **OVERLAP PROTECTION CIRCUIT**

The overlap protection circuit prevents both of the main power switches, Q1 and Q2, from being on at the same time. This prevents shoot-through currents from flowing through both power switches and the associated losses that can occur during their on/off transitions. The overlap protection circuit accomplishes this by adaptively controlling the delay from the Q1 turn-off to the Q2 turn-on, and by internally setting the delay from the Q2 turn-off to the Q1 turn-on.

To prevent the overlap of the gate drives during the Q1 turn-off and the Q2 turn-on, the overlap circuit monitors the voltage at the SW pin. When the PWM input signal goes low, Q1 begins to turn off (after propagation delay). Before Q2 can turn on, the overlap protection circuit makes sure that SW has first gone high and then waits for the voltage at the SW pin to fall from  $V_{IN}$  to 1 V. Once the voltage on the SW pin falls to 1 V, Q2 begins turn-on. If the SW pin has not gone high first, the Q2 turn-on is delayed by a fixed 150 ns. By waiting for the voltage on the SW pin to reach 1 V or for the fixed delay time, the overlap protection circuit ensures that Q1 is off before Q2 turns on, regardless of variations in temperature, supply voltage, input pulse width, gate charge, and drive current. If SW does not go below 1 V after 190 ns, DRVL turns on. This can occur if the current flowing in the output inductor is negative and flows through the high-side MOSFET body diode.

# APPLICATION INFORMATION

## **SUPPLY CAPACITOR SELECTION**

For the supply input ( $V_{\rm CC}$ ) of the ADP3110A, a local bypass capacitor is recommended to reduce the noise and to supply some of the peak currents that are drawn. Use a 4.7  $\mu$ F, low ESR capacitor. Multilayer ceramic chip (MLCC) capacitors provide the best combination of low ESR and small size. Keep the ceramic capacitor as close as possible to the ADP3110A.

## **BOOTSTRAP CIRCUIT**

The bootstrap circuit uses a charge storage capacitor ( $C_{BST1}$ ) and a diode, as shown in Figure 1. These components can be selected after the high-side MOSFET is chosen. The bootstrap capacitor must have a voltage rating that can handle twice the maximum supply voltage. A minimum 50 V rating is recommended. The capacitor values are determined using the following equations:

$$C_{BST1} + C_{BST2} = 10 \times \frac{Q_{GATE}}{V_{GATE}} \tag{1}$$

$$\frac{C_{BST1}}{C_{BST1} + C_{BST2}} = \frac{V_{GATE}}{V_{CC} - V_D} \tag{2}$$

where:

 $Q_{GATE}$  is the total gate charge of the high-side MOSFET at  $V_{GATE}$ .

 $V_{GATE}$  is the desired gate drive voltage (usually in the range of 5 V to 10 V, 7 V being typical).

 $V_D$  is the voltage drop across D1.

Rearranging Equation 1 and Equation 2 to solve for C<sub>BST1</sub> yields

$$C_{BST1} = 10 \times \frac{Q_{GATE}}{V_{CC} - V_D} \tag{3}$$

 $C_{\mbox{\scriptsize BST2}}$  can then be found by rearranging Equation 1

$$C_{BST2} = 10 \times \frac{Q_{GATE}}{V_{GATE}} - C_{BST1} \tag{4}$$

For example, an NTD60N02 has a total gate charge of about 12 nC at  $V_{\rm GATE}$  = 7 V. Using  $V_{\rm CC}$  = 12 V and  $V_{\rm D}$  = 1 V, then  $C_{\rm BST1}$  = 12 nF and  $C_{\rm BST2}$  = 6.8 nF. Good quality ceramic capacitors should be used.

 $R_{\text{BST}}$  is used to limit slew rate and minimize ringing at the switch node. It also provides peak current limiting through D1. An  $R_{\text{BST}}$  value of 1.5  $\Omega$  to 2.2  $\Omega$  is a good choice. The resistor needs to handle at least 250 mW due to the peak currents that flow through it.

A small signal diode can be used for the bootstrap diode due to the ample gate drive voltage supplied by VCC. The bootstrap diode must have a minimum 15 V rating to withstand the maximum supply voltage. The average forward current can be estimated by

$$I_{F(AVG)} = Q_{GATE} \times f_{MAX} \tag{5}$$

where  $f_{MAX}$  is the maximum switching frequency of the controller.

The peak surge current rating should be calculated by

$$I_{F(PEAK)} = \frac{V_{CC} - V_D}{R_{RST}} \tag{6}$$

## **MOSFET SELECTION**

When interfacing the ADP3110A to external MOSFETs, the designer should consider ways to make a robust design that minimizes stresses on both the driver and the MOSFETs. These stresses include exceeding the short time duration voltage ratings on the driver pins as well as the external MOSFET.

It is also highly recommended to use the Boot-Snap circuit to improve the interaction of the driver with the characteristics of the MOSFETs. If a simple bootstrap arrangement is used, make sure to include a proper snubber network on the SW node.

## High-Side (Control) MOSFETs

The high-side MOSFET is usually selected to be high speed to minimize switching losses (see the ADP3186 or ADP3188 data sheets for Flex-Mode controller details). This usually implies a low gate resistance and low input capacitance/charge device. Yet, a significant source lead inductance can also exist that depends mainly on the MOSFET package; it is best to contact the MOSFET vendor for this information.

The ADP3110A DRVH output impedance and the input resistance of the MOSFETs determine the rate of charge delivery to the internal capacitance of the gate. This determines the speed at which the MOSFETs turn on and off. However, because of potentially large currents flowing in the MOSFETs at the on and off times (this current is usually larger at turn-off due to ramping up of the output current in the output inductor), the source lead inductance generates a significant voltage when the high-side MOSFETs switch off. This creates a significant drain-source voltage spike across the internal die of the MOSFETs and can lead to a catastrophic avalanche. The mechanisms involved in this avalanche condition are referenced in literature from the MOSFET suppliers.

The MOSFET vendor should provide a rating for the maximum voltage slew rate at drain current around which this can be designed. When this rating is obtained, determine the expected maximum current in the MOSFET by

$$I_{MAX} = I_{DC}(per\ phase) + \left(V_{CC} - V_{OUT}\right) \times \frac{D_{MAX}}{f_{MAX} \times L_{OUT}} \tag{7}$$

where:

 $D_{\text{MAX}}$  is determined for the VR controller that is used with the driver. This current is divided roughly equally between MOSFETs if more than one is used (assume a worst-case mismatch of 30% for design margin).

 $L_{OUT}$  is the output inductor value.

When producing the design, there is no exact method for calculating the dV/dt due to the parasitic effects in the external MOSFETs as well as the PCB. However, it can be measured to determine if it is safe. If it appears the dV/dt is too fast, an optional gate resistor can be added between DRVH and the high-side MOSFETs. This resistor slows down the dV/dt, but it also increases the switching losses in the high-side MOSFETs. The ADP3110A is optimally designed with an internal drive impedance that works with most MOSFETs to switch them efficiently, yet minimizes dV/dt. However, some high speed MOSFETs can require this external gate resistor, depending on the currents being switched in the MOSFET.

### Low-Side (Synchronous) MOSFETs

The low-side MOSFETs are usually selected to have a low on resistance to minimize conduction losses. This usually implies a large input gate capacitance and gate charge. The first concern is to ensure the power delivery from the ADP3110A DRVL does not exceed the thermal rating of the driver (see the ADP3186, ADP3188, or ADP3189 data sheets for Flex-Mode controller details).

The next concern for the low-side MOSFETs is to prevent them from inadvertently being switched on when the high-side MOSFET turns on. This occurs due to the drain gate (Miller capacitance, also specified as  $C_{\rm rss}$  capacitance) of the MOSFET. When the drain of the low-side MOSFET is switched to  $V_{\rm CC}$  by the high-side turning on (at a rate dV/dt), the internal gate of the low-side MOSFET is pulled up by an amount roughly equal to  $V_{\rm CC}\times (C_{\rm rss}/C_{\rm iss}).$  It is important to make sure this does not put the MOSFET into conduction.

Another consideration is the nonoverlap circuitry of the ADP3110A that attempts to minimize the nonoverlap period. During the state of the high-side turning off to low-side turning on, the SW pin and the conditions of SW prior to switching are monitored to adequately prevent overlap.

However, during the low-side turn-off to high-side turn-on, the SW pin does not contain information for determining the proper switching time, so the state of the DRVL pin is monitored

to go below one sixth of  $V_{\rm CC}$ ; then, a delay is added. Due to the Miller capacitance and internal delays of the low-side MOSFET gate, ensure the Miller-to-input capacitance ratio is low enough, and the low-side MOSFET internal delays are not so large as to allow accidental turn on of the low-side MOSFET when the high-side MOSFET turns on.

Contact Sales for an updated list of recommended low-side MOSFETs.

## PC BOARD LAYOUT CONSIDERATIONS

Use the following general guidelines when designing printed circuit boards:

- Trace out the high current paths and use short, wide (>20 mil) traces to make these connections.
- Minimize trace inductance between the DRVH and DRVL outputs and the MOSFET gates.
- Connect the PGND pin of the ADP3110A as closely as possible to the source of the lower MOSFET.
- $\bullet$  Locate the  $V_{\text{CC}}$  bypass capacitor as closely as possible to the VCC and PGND pins.
- Use vias to other layers, when possible, to maximize thermal conduction away from the IC.

The circuit in Figure 15 shows how four drivers can be combined with the ADP3181 to form a total power conversion solution for generating  $V_{\text{CC(CORE)}}$  for an Intel® CPU that is VRD 10.x compliant.

Figure 14 shows an example of the typical land patterns based on the guidelines given previously. For more detailed layout guidelines for a complete CPU voltage regulator subsystem, refer to the Layout and Component Placement section in the ADP3181 data sheet.




Figure 14. External Component Placement Example





Figure 15. VRD 10.x Compliant Power Supply Circuit

# **OUTLINE DIMENSIONS**



#### **COMPLIANT TO JEDEC STANDARDS MS-012-AA**

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 16. 8-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-8)

Dimensions shown in millimeters and (inches)




Figure 17. 8-Lead Lead Frame Chip Scale Package [LFCSP\_VD} 3 mm × 3 mm Body, Very Thin, Dual Lead (CP-8-2) Dimensions shown in millimeters

## **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	Ordering Quantity	Branding
ADP3110AKRZ <sup>1</sup>	0°C to 85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	98	
ADP3110AKRZ-RL <sup>1</sup>	0°C to 85°C	8-Lead Standard Small Outline Package [SOIC_N], Reel	R-8	2,500	
ADP3110AJCPZ-RL <sup>1</sup>	0°C to 85°C	8-Lead Lead Frame Chip Scale Package [LFCSP_VD], Reel	CP-8-2	5,000	L3E

<sup>&</sup>lt;sup>1</sup> Z = Pb-free part.

NOTES

NOTES

NOTES