14-BIT, 190 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS

FEATURES

- Maximum Sample Rate: 190 MSPS
- 14-Bit Resolution
- No Missing Codes
- Total Power Dissipation 1.1 W
- Internal Sample and Hold
- 73.2-dBFS SNR at 70-MHz IF
- 87-dBc SFDR at 70-MHz IF, 0 dB gain
- Double Data Rate (DDR) LVDS and Parallel CMOS Output Options
- Programmable Gain up to 6 dB for SNR/SFDR Trade-Off at High IF
- Reduced Power Modes at Lower Sample Rates
- Supports input clock amplitude down to 400 mV_{PP}
- Clock Duty Cycle Stabilizer
- No External Reference Decoupling Required
- Internal and External Reference Support
- Programmable Output Clock position to ease data capture
- 3.3-V Analog and Digital Supply
- 48-QFN Package (7 mm × 7 mm)

APPLICATIONS

- Wireless Communications Infrastructure
- Software Defined Radio
- Power Amplifier Linearization
- 802.16d/e
- Test and Measurement Instrumentation
- High Definition Video
- Medical Imaging
- Radar Systems

DESCRIPTION

ADS5546 is a high performance 14-bit, 190-MSPS A/D converter. It offers state-of-the art functionality and performance using advanced techniques to minimize board space. Using an internal sample and hold and low jitter clock buffer, the ADC supports both high SNR and high SFDR at high input frequencies. It features programmable gain options that can be used to improve SFDR performance at lower full-scale analog input ranges.

In a compact 48-pin QFN, the device offers fully differential LVDS DDR (Double Data Rate) interface while parallel CMOS outputs can also be selected. Flexible output clock position programmability is available to ease capture and trade-off setup for hold times. At lower sampling rates, the ADC can be operated at scaled down power with no loss in performance. ADS5546 includes an internal reference, while eliminating the traditional reference pins and associated external decoupling. The device also supports an external reference mode.

The device is specified over the industrial temperature range (-40°C to 85°C).

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS5546	QFN-48(2)	RGZ	–40°C to 85°C	AZ5546	ADS5546IRGZT	Tape and Reel, 250
					ADS5546IRGZR	Tape and Reel, 2500

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

(2) For thermal pad size on the package, see the mechanical drawings at the end of this data sheet. θ_{JA} = 25.41°C/W (0 LFM air flow), θ_{JC} = 16.5°C/W when used with 2 oz. copper trace and pad soldered directly to a JEDEC standard four layer 3 in x 3 in PCB.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT
	Supply voltage range, AVDD	–0.3 V to 3.9	V
	Supply voltage range, DRVDD	–0.3 V to 3.9	V
	Voltage between AGND and DRGND	-0.3 to 0.3	V
	Voltage between AVDD to DRVDD	-0.3 to 3.3	V
	Voltage applied to VCM pin (in external reference mode)	-0.3 to 1.8	V
	Voltage applied to analog input pins, INP and INM	–0.3 V to minimum (3.6, AVDD + 0.3 V)	V
	Voltage applied to input clock pins, CLKP and CLKM	-0.3 V to AVDD + 0.3 V	V
T_A	Operating free-air temperature range	–40 to 85	°C
T_J	Operating junction temperature range	125	°C
T_{stg}	Storage temperature range	–65 to 150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
SUPPLIES					
	Analog supply voltage, AVDD	3	3.3	3.6	V
	Digital supply voltage, DRVDD	3	3.3	3.6	V
ANALOG INPUTS					
	Differential input voltage range		2		V_{PP}
	Input common-mode voltage		1.5 ±0.1		V
	Voltage applied on VCM in external reference mode	1.45	1.5	1.55	V
CLOCK INPUT					
	Input clock sample rate				
	DEFAULT SPEED mode	50		190	MSPS
	LOW SPEED mode	1		60	
	Input clock amplitude differential ($V_{(CLKP)}$ - $V_{(CLKM)}$)				
	Sine wave, ac-coupled	0.4	1.5		V_{PP}
	LVPECL, ac-coupled		1.6		V_{PP}
	LVDS, ac-coupled		0.7		V_{PP}
	LVCMOS, single-ended, ac-coupled		3.3		V
	Input clock duty cycle (See Figure 34)	35%	50%	65%	
DIGITAL OUTPUTS					
C_L	Maximum external load capacitance from each output pin to DRGND (LVDS and CMOS modes)		5		pF
R_L	Differential load resistance between the LVDS output pairs (LVDS mode)		100		Ω
	Operating free-air temperature	–40		85	°C

ELECTRICAL CHARACTERISTICS

Typical values are at 25°C, min and max values are across the full temperature range T_{MIN} = –40°C to T_{MAX} = 85°C, AVDD = DRVDD = 3.3 V, sampling rate = 190 MSPS, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0dB gain, DDR LVDS data output (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
RESOLUTION				14		bits
ANALOG INPUT						
	Differential input voltage range			2		V_{PP}
	Differential input capacitance			7		pF
	Analog input bandwidth	–3 dB, source impedance 50 Ω		500		MHz
	Analog input common mode current (per input pin)			310		µA
REFERENCE VOLTAGES						
$V_{(REFB)}$	Internal reference bottom voltage	Internal reference mode		0.5		V
$V_{(REFT)}$	Internal reference top voltage	Internal reference mode		2.5		V
V_{CM}	Common mode output voltage	Internal reference mode		1.5		V
	VCM output current capability	Internal reference mode		±4		mA
DC ACCURACY						
	No Missing Codes			Specified		
DNL	Differential non-linearity		–0.9	0.5	2.5	LSB
INL	Integral non-linearity		–5	± 3	5	LSB
	Offset error			5		mV
	Offset temperature coefficient			0.002		ppm/°C
	Gain error			±1		%FS
	Gain temperature coefficient			0.01		Δ%/°C
PSRR	DC Power supply rejection ratio			0.6		mV/V
POWER SUPPLY						
$I_{(AVDD)}$	Analog supply current			291		mA
$I_{(DRVDD)}$	Digital supply current	LVDS mode, I_O = 3.5 mA, R_L = 100 Ω, C_L = 5 pF		51		mA
		CMOS mode, F_{IN} = 2.5 MHz, C_L = 5 pF		43		mA
I_{CC}	Total supply current	LVDS mode		342		mA
	Total power dissipation	LVDS mode		1.13	1.29	W
	Standby power	In STANDBY mode with clock running		100	150	mW
	Clock stop power	With input clock stopped		100	150	mW

ELECTRICAL CHARACTERISTICS

Typical values are at 25°C, min and max values are across the full temperature range T_{MIN} = –40°C to T_{MAX} = 85°C, AVDD = DRVDD = 3.3 V, sampling rate = 190 MSPS, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0dB gain, DDR LVDS data output (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
AC CHARACTERISTICS							
SNR	Signal to noise ratio	F_{IN} = 10 MHz			73.8		dBFS
		F_{IN} = 40 MHz			73.6		
		F_{IN} = 70 MHz		71.5	73.5		
		F_{IN} = 100 MHz			73		
		F_{IN} = 150 MHz			72.2		
		F_{IN} = 225 MHz	0 dB gain, 2 V_{PP} FS(1)		71		
			3 dB gain, 1.4 V_{PP} FS		69.8		
		F_{IN} = 300 MHz	0 dB gain, 2 V_{PP} FS		70		
			3 dB gain, 1.4 V_{PP} FS		69		
	RMS output noise	Inputs tied to common-mode			1.1		LSB
SFDR	Spurious free dynamic range	F_{IN} = 10 MHz			90		dBc
		F_{IN} = 40 MHz			89		
		F_{IN} = 70 MHz		77	87		
		F_{IN} = 100 MHz			84		
		F_{IN} = 150 MHz			84		
		F_{IN} = 225 MHz	0 dB gain, 2 V_{PP} FS		75		
			3 dB gain, 1.4 V_{PP} FS		78		
		F_{IN} = 300 MHz	0 dB gain, 2 V_{PP} FS		72		
			3 dB gain, 1.4 V_{PP} FS		75		
SINAD	Signal to noise and distortion ratio	F_{IN} = 10 MHz			73.5		dBFS
		F_{IN} = 40 MHz			73.1		
		F_{IN} = 70 MHz		71	72.8		
		F_{IN} = 100 MHz			72.1		
		F_{IN} = 150 MHz			71.8		
		F_{IN} = 225 MHz	0 dB gain, 2 V_{PP} FS		69		
			3 dB gain, 1.4 V_{PP} FS		68.5		
		F_{IN} = 300 MHz	0 dB gain, 2 V_{PP} FS		67.8		
			3 dB gain, 1.4 V_{PP} FS		67.5		
HD2	Second harmonic	F_{IN} = 10 MHz			92		dBc
		F_{IN} = 40 MHz			91		
		F_{IN} = 70 MHz		77	90		
		F_{IN} = 100 MHz			89		
		F_{IN} = 150 MHz			87		
		F_{IN} = 225 MHz	0 dB gain, 2 V_{PP} FS		76		
			3 dB gain, 1.4 V_{PP} FS		79		
		F_{IN} = 300 MHz	0 dB gain, 2 V_{PP} FS		73		
			3 dB gain, 1.4 V_{PP} FS		75		

(1) FS = Full scale range

ELECTRICAL CHARACTERISTICS (continued)

Typical values are at 25°C, min and max values are across the full temperature range T_{MIN} = –40°C to T_{MAX} = 85°C, AVDD = DRVDD = 3.3 V, sampling rate = 190 MSPS, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0dB gain, DDR LVDS data output (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
HD3	Third harmonic	F_{IN} = 10 MHz			90		dBc
		F_{IN} = 40 MHz			89		
		F_{IN} = 70 MHz		77	87		
		F_{IN} = 100 MHz			84		
		F_{IN} = 150 MHz			84		
		F_{IN} = 225 MHz	0 dB gain, 2 V_{PP} FS		75		
			3 dB gain, 1.4 V_{PP} FS		78		
		F_{IN} = 300 MHz	0 dB gain, 2 V_{PP} FS		72		
			3 dB gain, 1.4 V_{PP} FS		74		
Worst harmonic (other than HD2, HD3)		F_{IN} = 10 MHz			93		dBc
		F_{IN} = 40 MHz			92		
		F_{IN} = 70 MHz			91		
		F_{IN} = 100 MHz			90		
		F_{IN} = 150 MHz			89		
		F_{IN} = 225 MHz			87		
		F_{IN} = 300 MHz			87		
THD	Total harmonic distortion	F_{IN} = 10 MHz			85		dBc
		F_{IN} = 40 MHz			85		
		F_{IN} = 70 MHz		75	83		
		F_{IN} = 100 MHz			81		
		F_{IN} = 150 MHz			80		
		F_{IN} = 225 MHz			72		
		F_{IN} = 300 MHz			68		
ENOB	Effective number of bits	F_{IN} = 10 MHz			11.8		bits
IMD	Two-tone intermodulation distortion	F_{IN1} = 50.09 MHz, F_{IN2} = 46.09 MHz, -7 dBFS each tone			95		dBFS
		F_{IN1} = 135.08 MHz, F_{IN2} = 130.08 MHz, -7 dBFS each tone			89		
PSRR	AC power supply rejection ratio	30 MHz, 200 mV_{PP} signal on 3.3-V supply			35		dBc
	Voltage overload recovery time	Recovery to 1% (of final value) for 6-dB overload with sine-wave input at Nyquist frequency			1		Clock cycles

DIGITAL CHARACTERISTICS(1)

The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1 AVDD = DRVDD = 3.3 V, I_O = 3.5 mA, R_L = 100 Ω(2)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL INPUTS					
High-level input voltage		2.4			V
Low-level input voltage				0.8	V
High-level input current			33		µA
Low-level input current			–33		µA
Input capacitance			4		pF
DIGITAL OUTPUTS – CMOS MODE					
High-level output voltage			3.3		V
Low-level output voltage			0		V
Output capacitance	Output capacitance inside the device, from each output to ground		2		pF
DIGITAL OUTPUTS – LVDS MODE					
High-level output voltage			1375		mV
Low-level output voltage			1025		mV
Output differential voltage, $\|V_{OD}\|$		225	350		mV
V_{OS} Output offset voltage, single-ended	Common-mode voltage of OUTP and OUTM		1200		mV
Output capacitance	Output capacitance inside the device, from either output to ground		2		pF

(1) All LVDS and CMOS specifications are characterized, but not tested at production.
(2) I_O refers to the LVDS buffer current setting, R_L is the differential load resistance between the LVDS output pair.

TIMING CHARACTERISTICS – LVDS AND CMOS MODES(1)

Typical values are at 25°C, min and max values are across the full temperature range T_{MIN} = –40°C to T_{MAX} = 85°C, AVDD = DRVDD = 3.3 V, sampling frequency = 190 MSPS, sine wave input clock, 1.5 V_{PP} clock amplitude, C_L = 5 pF(2), I_O = 3.5 mA, R_L = 100 Ω(3), no internal termination, unless otherwise noted.

For timings at lower sampling frequencies, see the *Output Timing* section in the APPLICATION INFORMATION of this data sheet.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_a	Aperture delay			1.2		ns
t_j	Aperture jitter			150		fs rms
	Wake-up time	Time to valid data after coming out of STANDBY mode			100	µs
		Time to valid data after stopping and restarting the input clock			100	
	Latency			14		clock cycles
DDR LVDS MODE(4)						
t_{su}	Data setup time(5)	Data valid (6) to zero-cross of CLKOUTP	1.2	1.7		ns
t_h	Data hold time(5)	Zero-cross of CLKOUTP to data becoming invalid(6)	0.4	0.9		ns
t_{PDI}	Clock propagation delay	Input clock rising edge zero-cross to output clock rising edge zero-cross	4	4.7	5.4	ns

(1) Timing parameters are specified by design and characterization and not tested in production.
(2) C_L is the effective external single-ended load capacitance between each output pin and ground.
(3) I_O refers to the LVDS buffer current setting; R_L is the differential load resistance between the LVDS output pair.
(4) Measurements are done with a transmission line of 100 Ω characteristic impedance between the device and the load.
(5) Setup and hold time specifications take into account the effect of jitter on the output data and clock. These specifications also assume that the data and clock paths are perfectly matched within the receiver. Any mismatch in these paths within the receiver would appear as reduced timing margin.
(6) Data valid refers to logic high of +50 mV and logic low of –50 mV.

TIMING CHARACTERISTICS – LVDS AND CMOS MODES (continued)

For timings at lower sampling frequencies, see the *Output Timing* section in the APPLICATION INFORMATION of this data sheet.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	LVDS bit clock duty cycle	Duty cycle of differential clock, (CLKOUTP-CLKOUTM) 80 ≤ Fs ≤ 190 MSPS	45%	50%	55%	
t_r , t_f	Data rise time, Data fall time	Rise time measured from –50 mV to 50 mV Fall time measured from 50 mV to –50 mV 1 ≤ Fs ≤ 190 MSPS	50	100	200	ps
$t_{CLKRISE}$, $t_{CLKFALL}$	Output clock rise time, Output clock fall time	Rise time measured from –50 mV to 50 mV Fall time measured from 50 mV to –50 mV 1 ≤ Fs ≤ 190 MSPS	50	100	200	ps
t_{OE}	Output enable (OE) to valid data delay	Time to valid data after OE becomes active			1	µs
PARALLEL CMOS MODE						
t_{su}	Data setup time (5)	Data valid(7) to 50% of CLKOUT rising edge	2.2	3		ns
t_h	Data hold time (5)	50% of CLKOUT rising edge to data becoming invalid(7)	0.5	0.9		ns
t_{PDI}	Clock propagation delay	Input clock rising edge zero-cross to 50% of CLKOUT rising edge	2.4	3.2	4	ns
	Output clock duty cycle	Duty cycle of output clock (CLKOUT) 80 ≤ Fs ≤ 190 MSPS		45%		
t_r, t_f	Data rise time, Data fall time	Rise time measured from 20% to 80% of DRVDD Fall time measured from 80% to 20% of DRVDD 1 ≤ Fs ≤ 190 MSPS	0.8	1.5	2	ns
$t_{CLKRISE}$, $t_{CLKFALL}$	Output clock rise time, Output clock fall time	Rise time measured from 20% to 80% of DRVDD Fall time measured from 80% to 20% of DRVDD 1 ≤ Fs ≤ 190 MSPS	0.4	0.8	1.2	ns
t_{OE}	Output enable (OE) to valid data delay	Time to valid data after OE becomes active			50	ns

(7) Data valid refers to logic high of 2 V and logic low of 0.8 V



Figure 1. Latency



(1)Dn – Bits D0, D2, D4, D6, D8, D10, D12
(2)Dn+1 – Bits D1, D3, D5, D7, D9, D11, D13

T0106-01

Figure 2. LVDS Mode Timing



(1) Dn – Bits D0–D13

Figure 3. CMOS Mode Timing

DEVICE PROGRAMMING MODES

ADS5546 offers flexibility with several programmable features that are easily configured.

The device can be configured independently using either a parallel interface control or a serial interface programming.

In addition, the device supports a third mode, where both the parallel interface and the serial control registers are used. In this mode, the priority between the parallel and serial interfaces is determined by a priority table (Table 2). If this additional level of flexibility is not required, the user can select either the serial interface programming or the parallel interface control.

USING PARALLEL INTERFACE CONTROL ONLY

To control the device using the parallel interface, keep RESET tied to **high** (DRVDD). Pins DFS, MODE, SEN, SCLK, and SDATA are used to directly control certain modes of the ADC. The device is configured by connecting the parallel pins to the correct voltage levels (as described in Table 4 to Table 7). There is no need to apply reset.

In this mode, SEN, SCLK, and SDATA function as parallel interface control pins. Frequently used functions are controlled in this mode—standby, selection between LVDS/CMOS output format, internal/external reference, two's complement/straight binary output format, and position of the output clock edge.

Table 1 has a description of the modes controlled by the four parallel pins.

Table 1. Parallel Pin Definition

PIN	CONTROL MODES
DFS	DATA FORMAT and the LVDS/CMOS output interface
MODE	Internal or external reference
SEN	CLKOUT edge programmability
SCLK	LOW SPEED mode control for low sampling frequencies (< 50 MSPS)
SDATA	STANDBY mode – Global (ADC, internal references and output buffers are powered down)

USING SERIAL INTERFACE PROGRAMMING ONLY

To program using the serial interface, the internal registers must first be reset to their default values, and the RESET pin must be kept **low**. In this mode, SEN, SDATA, and SCLK function as serial interface pins and are used to access the internal registers of ADC. The registers are reset either by applying a pulse on the RESET pin, or by a **high** setting on the <RST> bit (D1 in register 0x6C). The *serial interface section* describes the register programming and register reset in more detail.

Since the parallel pins DFS and MODE are not used in this mode, they must be tied to ground.

USING BOTH THE SERIAL INTERFACE AND PARALLEL CONTROLS

For increased flexibility, a combination of serial interface registers and parallel pin controls (DFS, MODE) can also be used to configure the device.

The serial registers must first be reset to their default values, and the RESET pin must be kept **low**. In this mode SEN, SDATA, and SCLK function as serial interface pins and are used to access the internal registers of ADC. The registers are reset either by applying a pulse on RESET pin or by a **high** setting on the <RST> bit (D1 in register 0x6C). The *serial interface section* describes the register programming and register reset in more detail.

The parallel interface control pins DFS and MODE are used, and their function is determined by the appropriate voltage levels as described in Table 6 and Table 7. The voltage levels are derived by using a resistor string as illustrated in Figure 4. Since some functions are controlled using both the parallel pins and serial registers, the priority between the two is determined by a priority table (Table 2).

Table 2. Priority Between Parallel Pins and Serial Registers

PIN	FUNCTIONS SUPPORTED	PRIORITY
MODE	Internal/External reference	When using the serial interface, bit <REF> (register 0x6D, bit D4) controls this mode, ONLY if the MODE pin is tied low.
DFS	DATA FORMAT	When using the serial interface, bit <DF> (register 0x63, bit D3) controls this mode, ONLY if the DFS pin is tied low.
	LVDS/CMOS	When using the serial interface, bit <ODI> (register 0x6C, bits D3-D4) controls LVDS/CMOS selection independent of the state of DFS pin



Figure 4. Simple Scheme to Configure Parallel Pins

DESCRIPTION OF PARALLEL PINS

Table 3. SCLK Control Pin

SCLK (Pin 29)	DESCRIPTION
0	DEFAULT SPEED - Must be used for sampling frequency > 50 MSPS
DRVDD	LOW SPEED - Must be used for sampling frequency <= 50 MSPS

Table 4. SDATA Control Pin

SDATA (Pin 28)	DESCRIPTION
0	Normal operation (Default)
DRVDD	STANDBY. This is a global power down, where ADC, internal references and the output buffers are powered down.

Table 5. SEN Control Pin

SEN (Pin 27)	DESCRIPTION
0	**CMOS mode**: CLKOUT edge later by (3/12)Ts (1); **LVDS mode**: CLKOUT edge aligned with data transition
(1/3)DRVDD	**CMOS mode**: CLKOUT edge later by (2/12)Ts (1); **LVDS mode**: CLKOUT edge aligned with data transition
(2/3)DRVDD	**CMOS mode**: CLKOUT edge later by (1/12)Ts (1); **LVDS mode**: CLKOUT edge earlier by (1/12)Ts (1)
DRVDD	Default CLKOUT position

(1) Ts = 1/Sampling Frequency

Table 6. DFS Control Pin

DFS (Pin 6)	DESCRIPTION
0	2's complement data and DDR LVDS output (Default)
(1/3)DRVDD	2's complement data and parallel CMOS output
(2/3)DRVDD	Offset binary data and parallel CMOS output
DRVDD	Offset binary data and DDR LVDS output

Table 7. MODE Control Pin

MODE (Pin 23)	DESCRIPTION
0	Internal reference
(1/3)AVDD	External reference
(2/3)AVDD	External reference
AVDD	Internal reference

SERIAL INTERFACE

The ADC has a set of internal registers, which can be accessed through the serial interface formed by pins SEN (Serial interface Enable), SCLK (Serial Interface Clock), SDATA (Serial Interface Data) and RESET. After device power-up, the internal registers must be reset to their default values by applying a high-going pulse on RESET (of width greater than 10 ns).

Serial shift of bits into the device is enabled when SEN is low. Serial data SDATA is latched at every falling edge of SCLK when SEN is active (low). The serial data is loaded into the register at every 16th SCLK falling edge when SEN is low. If the word length exceeds a multiple of 16 bits, the excess bits are ignored. Data is loaded in multiples of 16-bit words within a single active SEN pulse.

The first 8 bits form the register address and the remaining 8 bits form the register data.

REGISTER INITIALIZATION

After power-up, the internal registers *must* be reset to their default values. This is done in one of two ways:

1. Either through hardware reset by applying a high-going pulse on RESET pin (of width greater than 10 ns) as shown in Figure 5.

   OR

2. By applying software reset. Using the serial interface, set the <RST> bit (D1 in register 0x6C) to **high**. This initializes the internal registers to their default values and then self-resets the <RST> bit to **low**. In this case the RESET pin is kept **low**.



Figure 5. Serial Interface Timing Diagram

SERIAL INTERFACE TIMING CHARACTERISTICS

Typical values at 25°C, min and max values across the full temperature range T_{MIN} = –40°C to T_{MAX} = 85°C, AVDD = DRVDD = 3.3 V (unless otherwise noted)

		MIN	TYP	MAX	UNIT
t_{SCLK}	SCLK period	50			ns
	SCLK duty cycle		50%		
t_{SLOADS}	SEN to SCLK setup time		25		ns
t_{SLOADH}	SCLK to SEN hold time		25		ns
t_{DSU}	SDATA setup time		25		ns
t_{DH}	SDATA hold time		25		ns

RESET TIMING

Typical values at 25°C, min and max values across the full temperature range T_{MIN} = –40°C to T_{MAX} = 85°C, AVDD = DRVDD = 3.3 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_1	Power-on delay	Delay from power-up of AVDD and DRVDD to RESET pulse active	5			ms
t_2	Reset pulse width	Pulse width of active RESET signal	10			ns
t_3	Register write delay	Delay from RESET disable to SEN active	25			ns
t_{PO}	Power-up time	Delay from power-up of AVDD and DRVDD to output stable		6.5		ms



NOTE: A high-going pulse on RESET pin is required in serial interface mode in case of initialization through hardware reset. For parallel interface operation, RESET has to be tied permanently HIGH.

Figure 6. Reset Timing Diagram

DESCRIPTION OF SERIAL REGISTERS

Table 8 gives a summary of all the modes that can be programmed through the serial interface.

Table 8. Serial Interface Register Map

REGISTER ADDRESS								REGISTER DATA								DESCRIPTION
A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
<STBY> – Global Power Down																
0	1	1	0	0	0	1	1	**0**	0	0	0	0	0	0	0	NORMAL converter operation (Default after reset)
0	1	1	0	0	0	1	1	**1**	0	0	0	0	0	0	0	STANDBY
<RST> – Software Reset																
0	1	1	0	1	1	0	0	0	0	0	0	0	0	**1**	0	Resets all registers to default values
<DF> – Output Data Format																
0	1	1	0	0	0	1	1	0	0	0	0	**0**	0	0	0	2's complement output format (Default after reset)
0	1	1	0	0	0	1	1	0	0	0	0	**1**	0	0	0	Straight binary output format
<ODI> – Output Data Interface																
0	1	1	0	1	1	0	0	0	0	0	**0**	**1**	0	0	0	DDR LVDS outputs (D4:D3 defaults to 00 after reset)
0	1	1	0	1	1	0	0	0	0	0	**1**	**1**	0	0	0	Parallel CMOS outputs
<REF> –Internal/External reference mode																
0	1	1	0	1	1	0	1	0	0	0	**0**	0	0	0	0	Internal reference (Default after reset)
0	1	1	0	1	1	0	1	0	0	0	**1**	0	0	0	0	External reference – Force voltage on VCM pin
<TEST PATTERN> – Output test pattern on data outputs																
0	1	1	0	0	1	0	1	**0**	**0**	**0**	0	0	0	0	0	Normal operation (Default after reset)
0	1	1	0	0	1	0	1	**0**	**0**	**1**	0	0	0	0	0	All zeros
0	1	1	0	0	1	0	1	**0**	**1**	**0**	0	0	0	0	0	All ones
0	1	1	0	0	1	0	1	**0**	**1**	**1**	0	0	0	0	0	Toggle pattern Alternate 1s and 0s on each data output and across the data outputs.
0	1	1	0	0	1	0	1	**1**	**0**	**0**	0	0	0	0	0	Ramp pattern – Output data ramps from 0x0000 to 0x3FFF every clock cycle
0	1	1	0	0	1	0	1	**1**	**0**	**1**	0	0	0	0	0	Custom pattern. Write the custom pattern in CUSTOM PATTERN registers A and B.
0	1	1	0	0	1	0	1	**X**	**X**	**X**	0	0	0	0	0	NOT USED
<CUSTOM PATTERN> – Output custom pattern on data outputs																
0	1	1	0	1	0	0	1	**D7**	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0**	CUSTOM PATTERN D7-D0
0	1	1	0	1	0	1	0	0	0	**D13**	**D12**	**D11**	**D10**	**D9**	**D8**	CUSTOM PATTERN D13-D8
<CLK GAIN> – Clock Buffer gain programmability, Gain decreases monotonically from Gain 4 to Gain 0																
0	1	1	0	1	0	1	1	0	0	**1**	**1**	**0**	**0**	**1**	**0**	Gain 4
0	1	1	0	1	0	1	1	0	0	**1**	**0**	**1**	**0**	**1**	**0**	Gain 3
0	1	1	0	1	0	1	1	0	0	**1**	**0**	**0**	**1**	**1**	**0**	Gain 2
0	1	1	0	1	0	1	1	0	0	**1**	**0**	**0**	**0**	**0**	**0**	Gain 1 (Default after reset)
0	1	1	0	1	0	1	1	0	0	**1**	**0**	**0**	**0**	**1**	**1**	Gain 0 Minimum gain
<POWER SCALING> Power scaling vs sampling frequency. The ADC can be operated at reduced power at lower sampling rates with no loss in performance.																
0	1	1	0	1	1	0	1	**0**	**0**	**1**	0	0	0	0	0	Default Fs > 150 MSPS (Default after reset)
0	1	1	0	1	1	0	1	**1**	**0**	**1**	0	0	0	0	0	Power Mode 1 – 105 < Fs ≤ 150 MSPS
0	1	1	0	1	1	0	1	**0**	**1**	**1**	0	0	0	0	0	Power Mode 2 – 50 < Fs ≤ 105 MSPS
0	1	1	0	1	1	0	1	**1**	**1**	**1**	0	0	0	0	0	Power Mode 3 – Fs ≤ 50 MSPS

Table 8. Serial Interface Register Map (continued)

REGISTER ADDRESS								REGISTER DATA								DESCRIPTION
A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
<GAIN> Gain programming - Channel gain can be programmed from 0 to 6 dB for SFDR/SNR trade-off. For each gain setting, the input full-scale range has to be proportionally scaled. For 6 dB gain, the full-scale range will be 1 V_{PP} compared to 2 V_{PP} at 0 dB gain.																
0	1	1	0	1	0	0	0	0	0	0	0	**1**	**0**	**0**	**0**	0 dB (Default after reset)
0	1	1	0	1	0	0	0	0	0	0	0	**1**	**0**	**0**	**1**	1 dB
0	1	1	0	1	0	0	0	0	0	0	0	**1**	**0**	**1**	**0**	2 dB
0	1	1	0	1	0	0	0	0	0	0	0	**1**	**0**	**1**	**1**	3 dB
0	1	1	0	1	0	0	0	0	0	0	0	**1**	**1**	**0**	**0**	4 dB
0	1	1	0	1	0	0	0	0	0	0	0	**1**	**1**	**0**	**1**	5 dB
0	1	1	0	1	0	0	0	0	0	0	0	**1**	**1**	**1**	**0**	6 dB
<LVDS CURRENT> – LVDS Output data and clock buffers nominal current programmability																
0	1	1	1	1	1	1	0	0	0	0	0	0	0	**0**	**0**	3.5 mA (Default after reset)
0	1	1	1	1	1	1	0	0	0	0	0	0	0	**0**	**1**	2.5 mA
0	1	1	1	1	1	1	0	0	0	0	0	0	0	**1**	**0**	4.5 mA
0	1	1	1	1	1	1	0	0	0	0	0	0	0	**1**	**1**	1.75 mA
<CURRENT DOUBLE> – The output data and clock buffer currents are doubled from the value selected by the <LVDS CURRENT> register.																
0	1	1	1	1	1	1	1	**0**	**0**	0	0	0	0	0	0	value specified by <LVDS CURRENT> (Default after reset)
0	1	1	1	1	1	1	1	**0**	**1**	0	0	0	0	0	0	2x data, 2x clock currents
0	1	1	1	1	1	1	1	**1**	**0**	0	0	0	0	0	0	1x data, 2x clock currents
0	1	1	1	1	1	1	1	**1**	**1**	0	0	0	0	0	0	2x data, 4x clock currents
<DATA TERM> Internal termination - Option to terminate the LVDS DATA buffers inside the ADC to improve signal integrity. By default, internal termination is disabled.																
0	1	1	1	1	1	1	0	**0**	**0**	**0**	0	0	0	0	0	No termination (Default after reset)
0	1	1	1	1	1	1	0	**0**	**0**	**1**	0	0	0	0	0	325 Ω
0	1	1	1	1	1	1	0	**0**	**1**	**0**	0	0	0	0	0	200 Ω
0	1	1	1	1	1	1	0	**0**	**1**	**1**	0	0	0	0	0	125 Ω
0	1	1	1	1	1	1	0	**1**	**0**	**0**	0	0	0	0	0	170 Ω
0	1	1	1	1	1	1	0	**1**	**0**	**1**	0	0	0	0	0	120 Ω
0	1	1	1	1	1	1	0	**1**	**1**	**0**	0	0	0	0	0	100 Ω
0	1	1	1	1	1	1	0	**1**	**1**	**1**	0	0	0	0	0	75 Ω
<CLK TERM> Internal termination - Option to terminate the LVDS CLK buffers inside the ADC to improve signal integrity. By default, internal termination is disabled.																
0	1	1	1	1	1	1	0	0	0	0	**0**	**0**	**0**	0	0	No termination (Default after reset)
0	1	1	1	1	1	1	0	0	0	0	**0**	**0**	**1**	0	0	325 Ω
0	1	1	1	1	1	1	0	0	0	0	**0**	**1**	**0**	0	0	200 Ω
0	1	1	1	1	1	1	0	0	0	0	**0**	**1**	**1**	0	0	125 Ω
0	1	1	1	1	1	1	0	0	0	0	**1**	**0**	**0**	0	0	170 Ω
0	1	1	1	1	1	1	0	0	0	0	**1**	**0**	**1**	0	0	120 Ω
0	1	1	1	1	1	1	0	0	0	0	**1**	**1**	**0**	0	0	100 Ω
0	1	1	1	1	1	1	0	0	0	0	**1**	**1**	**1**	0	0	75 Ω
<CLKOUT POSN CMOS> – Output clock rising edge programmability in CMOS mode (1)																
0	1	1	0	0	0	1	0	0	0	0	0	0	**0**	**0**	**1**	Default position
0	1	1	0	0	0	1	0	0	0	0	0	0	**0**	**1**	**1**	CLKOUT rising edge later by (1/12)Ts
0	1	1	0	0	0	1	0	0	0	0	0	0	**1**	**0**	**1**	CLKOUT rising edge later by (3/12)Ts
0	1	1	0	0	0	1	0	0	0	0	0	0	**1**	**1**	**1**	CLKOUT rising edge later by (2/12)Ts

(1) Ts = 1/Sampling Frequency

Table 8. Serial Interface Register Map (continued)

REGISTER ADDRESS								REGISTER DATA								DESCRIPTION
A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
<CLKOUT POSN CMOS> – Output clock falling edge programmability in CMOS mode (2)																
0	1	1	0	0	0	1	0	0	0	0	**0**	**0**	0	0	**1**	Default position
0	1	1	0	0	0	1	0	0	0	0	**0**	**1**	0	0	**1**	CLKOUT falling edge later by (1/12)Ts
0	1	1	0	0	0	1	0	0	0	0	**1**	**0**	0	0	**1**	CLKOUT falling edge later by (3/12)Ts
0	1	1	0	0	0	1	0	0	0	0	**1**	**1**	0	0	**1**	CLKOUT falling edge later by (2/12)Ts
<CLKOUT POSN LVDS> – Output clock rising edge programmability in LVDS mode (2)																
0	1	1	0	0	0	1	0	0	0	0	0	0	**0**	**0**	**1**	Default position
0	1	1	0	0	0	1	0	0	0	0	0	0	**0**	**1**	**1**	CLKOUT rising edge earlier by (1/12)Ts
0	1	1	0	0	0	1	0	0	0	0	0	0	**1**	**0**	**1**	CLKOUT rising edge aligned with data transition
0	1	1	0	0	0	1	0	0	0	0	0	0	**1**	**1**	**1**	CLKOUT rising edge aligned with data transition
<CLKOUT POSN LVDS> – Output clock falling edge programmability in LVDS mode (2)																
0	1	1	0	0	0	1	0	0	0	0	**0**	**0**	0	0	**1**	Default position
0	1	1	0	0	0	1	0	0	0	0	**0**	**1**	0	0	**1**	CLKOUT falling edge earlier by (1/12)Ts
0	1	1	0	0	0	1	0	0	0	0	**1**	**0**	0	0	**1**	CLKOUT falling edge aligned with data transition
0	1	1	0	0	0	1	0	0	0	0	**1**	**1**	0	0	**1**	CLKOUT falling edge aligned with data transition
<LOW SPEED> - For low sampling frequency operation																
0	1	1	0	0	0	1	1	0	0	0	**0**	0	0	0	0	DEFAULT SPEED mode - for 50 <Fs ≤ 190 MSPS
0	1	1	0	0	0	1	1	0	0	0	**1**	0	0	0	0	LOW SPEED mode - for 1 ≤ Fs ≤ 50 MSPS

(2) Ts = 1/Sampling Frequency

PIN CONFIGURATION (LVDS MODE)

RGZ PACKAGE
(TOP VIEW)



Figure 7. LVDS Mode Pinout

PIN ASSIGNMENTS – LVDS Mode

PIN NAME	DESCRIPTION	PIN TYPE	PIN NUMBER	NUMBER OF PINS
AVDD	Analog power supply	I	8, 18, 20, 22, 24, 26	6
AGND	Analog ground	I	9, 12, 14, 17, 19, 25	6
CLKP, CLKM	Differential clock input	I	10, 11	2
INP, INM	Differential analog input	I	15, 16	2
VCM	Internal reference mode – Common-mode voltage output. External reference mode – Reference input. The voltage forced on this pin sets the internal references.	I/O	13	1
IREF	Current-set resistor, 56.2-kΩ resistor to ground.	I	21	1
RESET	Serial interface RESET input. When using the serial interface mode, the user MUST initialize internal registers through hardware RESET by applying a high-going pulse on this pin, or by using the software reset option. See the *SERIAL INTERFACE* section. In parallel interface mode, the user has to tie the RESET pin permanently HIGH. (SDATA and SEN are used as parallel pin controls in this mode) The pin has an internal 100-kΩ pull-down resistor.	I	30	1

PIN ASSIGNMENTS – LVDS Mode (continued)

PIN NAME	DESCRIPTION	PIN TYPE	PIN NUMBER	NUMBER OF PINS
SCLK	This pin functions as serial interface clock input when RESET is low. It functions as LOW SPEED mode control pin when RESET is tied high. Tie SCLK to LOW for Fs > 50 MSPS and SCLK to HIGH for Fs ≤ 50 MSPS. See Table 3. The pin has an internal 100-kΩ pull-down resistor.	I	29	1
SDATA	This pin functions as serial interface data input when RESET is low. It functions as STANDBY control pin when RESET is tied high. See Table 4 for detailed information. The pin has an internal 100 kΩ pull-down resistor.	I	28	1
SEN	This pin functions as serial interface enable input when RESET is low. It functions as CLKOUT edge programmability when RESET is tied high. See Table 5 for detailed information. The pin has an internal 100-kΩ pull-up resistor to DRVDD.	I	27	1
OE	Output buffer enable input, active high. The pin has an internal 100-kΩ pull-up resistor to DRVDD.	I	7	1
DFS	Data Format Select input. This pin sets the DATA FORMAT (Twos complement or Offset binary) and the LVDS/CMOS output mode type. See Table 6 for detailed information.	I	6	1
MODE	Mode select input. This pin selects the Internal or External reference mode. See Table 7 for detailed information.	I	23	1
CLKOUTP	Differential output clock, true	O	5	1
CLKOUTM	Differential output clock, complement	O	4	1
D0_D1_P	Differential output data D0 and D1 multiplexed, true	O	34	1
D0_D1_M	Differential output data D0 and D1 multiplexed, complement.	O	33	1
D2_D3_P	Differential output data D2 and D3 multiplexed, true	O	38	1
D2_D3_M	Differential output data D2 and D3 multiplexed, complement	O	37	1
D4_D5_P	Differential output data D4 and D5 multiplexed, true	O	40	1
D4_D5_M	Differential output data D4 and D5 multiplexed, complement	O	39	1
D6_D7_P	Differential output data D6 and D7 multiplexed, true	O	42	1
D6_D7_M	Differential output data D6 and D7 multiplexed, complement	O	41	1
D8_D9_P	Differential output data D8 and D9 multiplexed, true	O	44	1
D8_D9_M	Differential output data D8 and D9 multiplexed, complement	O	43	1
D10_D11_P	Differential output data D10 and D11 multiplexed, true	O	46	1
D10_D11_M	Differential output data D10 and D11 multiplexed, complement	O	45	1
D12_D13_P	Differential output data D12 and D13 multiplexed, true	O	48	1
D12_D13_M	Differential output data D12 and D13 multiplexed, complement	O	47	1
OVR	Out-of-range indicator, CMOS level signal	O	3	1
DRVDD	Digital and output buffer supply	I	2, 35	2
DRGND	Digital and output buffer ground	I	1, 36	2
NC	Do not connect		31, 32	2

PIN CONFIGURATION (CMOS MODE)

RGZ PACKAGE
(TOP VIEW)



Figure 8. CMOS Mode Pinout

PIN ASSIGNMENTS – CMOS Mode

PIN NAME	DESCRIPTION	PIN TYPE	PIN NUMBER	NUMBER OF PINS
AVDD	Analog power supply	I	8, 18, 20, 22, 24, 26	6
AGND	Analog ground	I	9, 12, 14, 17, 19, 25	6
CLKP, CLKM	Differential clock input	I	10, 11	2
INP, INM	Differential analog input	I	15, 16	2
VCM	Internal reference mode – Common-mode voltage output. External reference mode – Reference input. The voltage forced on this pin sets the internal references.	I/O	13	1
IREF	Current-set resistor, 56.2-kΩ resistor to ground.	I	21	1
RESET	Serial interface RESET input. When using the serial interface mode, the user MUST initialize internal registers through hardware RESET by applying a high-going pulse on this pin, or by using the software reset option. See the *SERIAL INTERFACE* section. In parallel interface mode, the user has to tie RESET pin permanently HIGH. (SDATA and SEN are used as parallel pin controls in this mode). The pin has an internal 100-kΩ pull-down resistor.	I	30	1
SCLK	This pin functions as serial interface clock input when RESET is low. It functions as LOW SPEED mode control pin when RESET is tied high. Tie SCLK to LOW for Fs > 50 MSPS and SCLK to HIGH for Fs ≤ 50 MSPS. See Table 3. The pin has an internal 100-kΩ pull-down resistor.	I	29	1

PIN ASSIGNMENTS – CMOS Mode (continued)

PIN NAME	DESCRIPTION	PIN TYPE	PIN NUMBER	NUMBER OF PINS
SDATA	This pin functions as serial interface data input when RESET is low. It functions as STANDBY control pin when RESET is tied high. See Table 4 for detailed information. The pin has an internal 100 kΩ pull-down resistor.	I	28	1
SEN	This pin functions as serial interface enable input when RESET is low. It functions as CLKOUT edge programmability when RESET is tied high. See Table 5 for detailed information. The pin has an internal 100-kΩ pull-up resistor to DRVDD.	I	27	1
OE	Output buffer enable input, active high. The pin has an internal 100-kΩ pull-up resistor to DRVDD.	I	7	1
DFS	Data Format Select input. This pin sets the DATA FORMAT (Twos complement or Offset binary) and the LVDS/CMOS output mode type. See Table 6 for detailed information.	I	6	1
MODE	Mode select input. This pin selects the internal or external reference mode. See Table 7 for detailed information.	I	23	1
CLKOUT	CMOS output clock	O	5	1
D0	CMOS output data D0	O	33	1
D0	CMOS output data D1	O	34	1
D2	CMOS output data D2	O	37	1
D2	CMOS output data D3	O	38	1
D4	CMOS output data D4	O	39	1
D4	CMOS output data D5	O	40	1
D6	CMOS output data D6	O	41	1
D7	CMOS output data D7	O	42	1
D8	CMOS output data D8	O	43	1
D9	CMOS output data D9	O	44	1
D10	CMOS output data D10	O	45	1
D11	CMOS output data D11	O	46	1
D12	CMOS output data D12	O	47	1
D13	CMOS output data D13	O	48	1
OVR	Out-of-range indicator, CMOS level signal	O	3	1
DRVDD	Digital and output buffer supply	I	2, 35	2
DRGND	Digital and output buffer ground	I	1, 36	2
UNUSED	Unused pin in CMOS mode		4	1
NC	Do not connect		31, 32	2

TYPICAL CHARACTERISTICS

All plots are at 25°C, AVDD = DRVDD = 3.3 V, sampling frequency = 190 MSPS, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, DDR LVDS data output (unless otherwise noted)

FFT for 10 MHz INPUT SIGNAL



Figure 9.

FFT for 40 MHz INPUT SIGNAL



Figure 10.

FFT for 70 MHz INPUT SIGNAL



Figure 11.

FFT for 100 MHz INPUT SIGNAL



Figure 12.

FFT for 130 MHz INPUT SIGNAL



Figure 13.

FFT for 150 MHz INPUT SIGNAL



Figure 14.

TYPICAL CHARACTERISTICS (continued)

All plots are at 25°C, AVDD = DRVDD = 3.3 V, sampling frequency = 190 MSPS, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, DDR LVDS data output (unless otherwise noted)

FFT for 200 MHz INPUT SIGNAL



Figure 15.

FFT for 225 MHz INPUT SIGNAL



Figure 16.

FFT for 300 MHz INPUT SIGNAL



Figure 17.

FFT for 375 MHz INPUT SIGNAL



Figure 18.

FFT for 500 MHz INPUT SIGNAL



Figure 19.

INTERMODULATION DISTORTION (IMD) vs FREQUENCY



Figure 20.

TYPICAL CHARACTERISTICS (continued)

All plots are at 25°C, AVDD = DRVDD = 3.3 V, sampling frequency = 190 MSPS, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, DDR LVDS data output (unless otherwise noted)

INTERMODULATION DISTORTION (IMD) vs FREQUENCY



Figure 21.

SFDR vs INPUT FREQUENCY



Figure 22.

SNR vs INPUT FREQUENCY



Figure 23.

SNR vs INPUT FREQUENCY



Figure 24.

SFDR vs GAIN



Figure 25.

SNR vs GAIN



Figure 26.

TYPICAL CHARACTERISTICS (continued)

All plots are at 25°C, AVDD = DRVDD = 3.3 V, sampling frequency = 190 MSPS, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, DDR LVDS data output (unless otherwise noted)

PERFORMANCE vs AVDD



Figure 27.

PERFORMANCE vs DRVDD



Figure 28.

PERFORMANCE vs TEMPERATURE



Figure 29.

SNR vs SAMPLING FREQUENCY ACROSS POWER SCALING MODES



Figure 30.

POWER DISSIPATION vs SAMPLING FREQUENCY



Figure 31.

PERFORMANCE vs INPUT AMPLITUDE



Figure 32.

TYPICAL CHARACTERISTICS (continued)

All plots are at 25°C, AVDD = DRVDD = 3.3 V, sampling frequency = 190 MSPS, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, DDR LVDS data output (unless otherwise noted)



Figure 33.



Figure 34.



Figure 35.



Figure 36.



Figure 37.

TYPICAL CHARACTERISTICS (continued)

All plots are at 25°C, AVDD = DRVDD = 3.3 V, sampling frequency = 190 MSPS, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, DDR LVDS data output (unless otherwise noted)



Figure 38. SNR Contour in dBFS



Figure 39. SFDR Contour in dBc

APPLICATION INFORMATION

THEORY OF OPERATION

ADS5546 is a low power 14-bit 190 MSPS pipeline ADC in a CMOS process. ADS5546 is based on switched capacitor technology and runs off a single 3.3-V supply. The conversion process is initiated by a rising edge of the external input clock. Once the signal is captured by the input sample and hold, the input sample is sequentially converted by a series of lower resolution stages, with the outputs combined in a digital correction logic block. At every clock edge, the sample propagates through the pipeline resulting in a data latency of 14 clock cycles. The output is available as 14-bit data, in DDR LVDS or CMOS and coded in either straight offset binary or binary 2's complement format.

ANALOG INPUT

The analog input consists of a switched-capacitor based differential sample and hold architecture, shown in Figure 40. This differential topology results in good ac-performance even for high input frequencies at high sampling rates. The INP and INM pins have to be externally biased around a common-mode voltage of 1.5 V available on VCM pin 13. For a full-scale differential input, each input pin INP, INM has to swing symmetrically between VCM + 0.5 V and VCM – 0.5 V, resulting in a 2-V_{PP} differential input swing. The maximum swing is determined by the internal reference voltages REFP (2.5 V nominal) and REFM (0.5 V, nominal).



Figure 40. Input Stage

The input sampling circuit has a 3-dB bandwidth that extends up to 500 MHz, see Figure 41 (measured from the input pins to the voltage across the sampling capacitors).

APPLICATION INFORMATION (continued)



Figure 41. Analog Input Bandwidth (Data From Actual Silicon)



Figure 42. Impedance Looking Into INP, INM (Data From Simulation)

Drive Circuit Requirements

A 5-Ω resistor in series with each input pin is recommended to damp out ringing caused by the package parasitics. It is also necessary to present a low impedance (< 50 Ω) for the common-mode switching currents. For example, this is achieved by using two resistors from each input terminated to the common-mode voltage (VCM).

In addition to the above ADC requirements, the drive circuit may have to be designed to provide a low insertion loss over the desired frequency range and matched impedance to the source. For this, the ADC input impedance has to be considered, see Figure 42.

Example Drive Circuits

A configuration suitable for low input frequency ranges (< 100 MHz) is shown in Figure 43. Note the 5-Ω series resistors and the low common-mode impedance (using 25-Ω resistors terminated to VCM). In addition, the circuit has low insertion loss, and good impedance match at low input frequencies, see Figure 44.



Figure 43. Configuration for Low Input Frequencies

APPLICATION INFORMATION (continued)



Figure 44. S11, Input Impedance and Transfer Function for the Configuration in Figure 43

For high input frequencies, the previous configuration has been modified to improve the insertion loss and impedance matching (see Figure 45). The S11 curve shows that the matching is good from 100 MHz to 300 MHz.

APPLICATION INFORMATION (continued)



A. Includes transformer leakage inductances.

Figure 45. Configuration for Higher Input Frequencies



Figure 46. S11, Input Impedance and Transfer Function for the Configuration in Figure 45

APPLICATION INFORMATION (continued)

Using RF Transformer-Based Drive Circuits

For optimum performance, the analog inputs must be driven differentially. This improves the common-mode noise immunity and even order harmonic rejection. Some examples of input configurations using RF transformers suitable for low and high input frequencies are shown in Figure 45 and Figure 46.

The single-ended signal is fed to the primary winding of the RF transformer. The transformer is terminated on the secondary side. Putting the termination on the secondary side helps to shield the kickbacks caused by the sampling circuit from the RF transformer's leakage inductances. The termination is accomplished by two resistors connected in series, with the center point connected to the 1.5 V common-mode (VCM pin 13). The value of the termination resistors (connected to common-mode) has to be low (< 100 Ω) to provide a low-impedance path for the ADC common-mode switching current.

At high input frequencies, the mismatch in the transformer parasitic capacitance (between the windings) results in degraded even-order harmonic performance. Connecting two identical RF transformers back-to-back helps minimize this mismatch, and good performance is obtained for high frequency input signals. An additional termination resistor pair (enclosed within the shaded box in Figure 45) may be required between the two transformers to improve the balance between the P and M sides. The center point of this termination must be connected to ground. (Note that the drive circuit has to be tuned to account for this additional termination, to get the desired S11 and impedance match).

Input Common-Mode

To ensure a low-noise common-mode reference, the VCM pin is filtered with a 0.1-μF low-inductance capacitor connected to ground. The VCM pin is designed to directly drive the ADC inputs. The input stage of the ADC sinks a common-mode current in the order of 310 μA (at 190 MSPS). Equation 1 describes the dependency of the common-mode current and the sampling frequency.

$$\frac{(310\ \mu A)\ x\ Fs}{190\ MSPS} \quad (1)$$

This equation helps to design the output capability and impedance of the CM driving circuit accordingly.

Reference

ADS5546 has built-in internal references REFP and REFM, requiring no external components. Design schemes are used to linearize the converter load seen by the references; this and the integration of the requisite reference capacitors on-chip eliminates the need for external decoupling. The full-scale input range of the converter can be controlled in the external reference mode as explained below. The internal or external reference modes can be selected by controlling the MODE pin 23 (see Table 7 for details) or by programming the serial interface register bit **<REF>**.

APPLICATION INFORMATION (continued)



Figure 47. Reference Section

Internal Reference

When the device is in internal reference mode, the REFP and REFM voltages are generated internally. Common-mode voltage (1.5 V nominal) is output on VCM pin, which can be used to externally bias the analog input pins.

External Reference

When the device is in external reference mode, the VCM acts as a reference input pin. The voltage forced on the VCM pin is buffered and gained by 1.33 internally, generating the REFP and REFM voltages. The differential input voltage corresponding to full-scale is given by Equation 2.

$$\text{Full−scale differential input pp} = (\text{Voltage forced on VCM}) \times 1.33 \quad (2)$$

In this mode, the 1.5 V common-mode voltage to bias the input pins has to be generated externally. There is no change in performance compared to internal reference mode.

Low Sampling Frequency Operation

For best performance at high sampling frequencies, ADS5546 uses a clock generator circuit to derive internal timing for the ADC. The clock generator operates from 190 MSPS down to 50 MSPS in the DEFAULT SPEED mode. The ADC enters this mode after applying reset (with serial interface configuration) or by tying SCLK pin to **low** (with parallel configuration).

For low sampling frequencies (below 50 MSPS), the ADC must be put in the LOW SPEED mode. This mode can be entered by:

- setting the register bit **<LOW SPEED>** through the serial interface, OR
- tying the SCLK pin to **high** (see Table 3) using the parallel configuration.

APPLICATION INFORMATION (continued)

Clock Input

ADS5546 clock inputs can be driven differentially (SINE, LVPECL or LVDS) or single-ended (LVCMOS), with little or no difference in performance between configurations. The common-mode voltage of the clock inputs is set to VCM using internal 5-kΩ resistors as shown in Figure 48. This allows the use of transformer-coupled drive circuits for sine wave clock, or ac-coupling for LVPECL, LVDS clock sources (Figure 49 and Figure 50)



Figure 48. Internal Clock Buffer

For best performance, it is recommended to drive the clock inputs differentially, reducing susceptibility to common-mode noise. In this case, it is best to connect both clock inputs to the differential input clock signal with 0.1-µF capacitors, as shown in Figure 49.



Figure 49. Differential Clock Driving Circuit

APPLICATION INFORMATION (continued)

A single-ended CMOS clock can be ac-coupled to the CLKP input, with CLKM (pin 11) connected to ground with a 0.1-µF capacitor, as shown in Figure 50.



Figure 50. Single-Ended Clock Driving Circuit

For best performance, the clock inputs have to be driven differentially, reducing susceptibility to common-mode noise. For high input frequency sampling, the use a clock source with very low jitter is recommended. Bandpass filtering of the clock source can help reduce the effect of jitter. There is no change in performance with a non-50% duty cycle clock input. Figure 34 shows the performance variation of the ADC versus clock duty cycle

Clock Buffer Gain

When using a sinusoidal clock input, the noise contributed by clock jitter improves as the clock amplitude is increased. Therefore, using a large amplitude clock is recommended. In addition, the clock buffer has a programmable gain option to amplify the input clock. The clock buffer gain can be set by programming the register bits **<CLK GAIN>**. The clock buffer gain decreases monotonically from Gain 4 to Gain 0 settings.

APPLICATION INFORMATION (continued)

Table 9. Clock Buffer Gain Programming

REGISTER ADDRESS								REGISTER DATA								DESCRIPTION
A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
<CLK GAIN> – Clock buffer gain programmability, Gain decreases monotonically from Gain 4 to Gain 0																
0	1	1	0	1	0	1	1	0	0	**1**	**1**	**0**	**0**	**1**	**0**	Gain 4
0	1	1	0	1	0	1	1	0	0	**1**	**0**	**1**	**0**	**1**	**0**	Gain 3
0	1	1	0	1	0	1	1	0	0	**1**	**0**	**0**	**1**	**1**	**0**	Gain 2
0	1	1	0	1	0	1	1	0	0	**1**	**0**	**0**	**0**	**0**	**0**	Gain 1 Default gain
0	1	1	0	1	0	1	1	0	0	**1**	**0**	**0**	**0**	**1**	**1**	Gain 0 Minimum gain

Programmable Gain

ADS5546 has programmable gain from 0 dB to 6 dB in steps of 1 dB. The corresponding full-scale input range varies from 2 V_{PP} down to 1 V_{PP}, with 0 dB being the default gain. At high IF, this is especially useful as the SFDR improvement is significant with marginal degradation in SNR.

The gain can be programmed using the serial interface (bits D3-D0 in register 0x68).

Table 10. Programmable Gain

REGISTER ADDRESS								REGISTER DATA								DESCRIPTION
A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
<GAIN> Gain programming - Channel gain can be programmed from 0 to 6 dB for SFDR/SNR trade-off. For each gain setting, the input full-scale range has to be proportionally scaled. For 6 dB gain, the full-scale range will be 1 V_{PP} compared to 2 V_{PP} at 0 dB gain.																
0	1	1	0	1	0	0	0	0	0	0	0	**1**	**0**	**0**	**0**	0 dB Default after reset
0	1	1	0	1	0	0	0	0	0	0	0	**1**	**0**	**0**	**1**	1 dB
0	1	1	0	1	0	0	0	0	0	0	0	**1**	**0**	**1**	**0**	2 dB
0	1	1	0	1	0	0	0	0	0	0	0	**1**	**0**	**1**	**1**	3 dB
0	1	1	0	1	0	0	0	0	0	0	0	**1**	**1**	**0**	**0**	4 dB
0	1	1	0	1	0	0	0	0	0	0	0	**1**	**1**	**0**	**1**	5 dB
0	1	1	0	1	0	0	0	0	0	0	0	**1**	**1**	**1**	**0**	6 dB

Power Down

ADS5546 has three power-down modes – global STANDBY, output buffer disabled, and input clock stopped.

Global STANDBY

This mode can be initiated by controlling SDATA (pin 28) or by setting the register bit **<STBY>** through the serial interface. In this mode, the A/D converter, reference block and the output buffers are powered down and the total power dissipation reduces to about 100 mW. The output buffers are in high impedance state. The wake-up time from the global power down to data becoming valid normal mode is maximum 100 µs.

Output Buffer Disable

The output buffers can be disabled using OE pin 7 in both the LVDS and CMOS modes, reducing the total power by about 100 mW. With the buffers disabled, the outputs are in high impedance state. The wake-up time from this mode to data becoming valid in normal mode is maximum 1 µs in LVDS mode and 50 ns in CMOS mode.

Input Clock Stop

The converter enters this mode when the input clock frequency falls below 1 MSPS. The power dissipation is about 100 mW and the wake-up time from this mode to data becoming valid in normal mode is maximum 100 µs.

Power Scaling Modes

ADS5546 has a power scaling mode in which the device can be operated at reduced power levels at lower sampling frequencies with no difference in performance. (See Figure 30)(1) There are four power scaling modes for different sampling clock frequency ranges, using the serial interface register bits **<POWER SCALING>**. Only the AVDD power is scaled, leaving the DRVDD power unchanged.

Table 11. Power Scaling vs Sampling Speed

Sampling Frequency MSPS	Power Scaling Mode	Analog Power (Typical)	Analog Power in Default Mode
> 150	Default	960 mW at 190 MSPS	960 mW at 190 MSPS
105 to 150	Power Mode 1	841 mW at 150 MSPS	917 mW at 150 MSPS
50 to 105	Power Mode 2	670 mW at 105 MSPS	830 mW at 105 MSPS
< 50	Power Mode 3	525 mW at 50 MSPS	760 mW at 50 MSPS

(1) The performance in the power scaling modes is from characterization and not tested in production.

REGISTER ADDRESS								REGISTER DATA								DESCRIPTION
A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
<POWER SCALING> Power scaling vs sampling frequency. The ADC can be operated at reduced power at lower sampling rates with no loss in performance.																
0	1	1	0	1	1	0	1	**0**	**0**	**1**	0	0	0	0	0	Default Fs > 150 MSPS Default after reset
0	1	1	0	1	1	0	1	**1**	**0**	**1**	0	0	0	0	0	Power Mode1 105 < Fs ≤ 150 MSPS
0	1	1	0	1	1	0	1	**0**	**1**	**1**	0	0	0	0	0	Power Mode2 50 < Fs ≤ 105 MSPS
0	1	1	0	1	1	0	1	**1**	**1**	**1**	0	0	0	0	0	Power Mode3 Fs ≤ 50 MSPS

Power Supply Sequence

During power-up, the AVDD and DRVDD supplies can come up in any sequence. The two supplies are separated inside the device. Externally, they can be driven from separate supplies or from a single supply.

Digital Output Information

ADS5546 provides 14-bit data, an output clock synchronized with the data and an out-of-range indicator that goes high when the output reaches the full-scale limits. In addition, output enable control (OE pin 7) is provided to power down the output buffers and put the outputs in high-impedance state.

Output Interface

Two output interface options are available – Double Data Rate (DDR) LVDS and parallel CMOS. They can be selected using the DFS (see Table 6) or the serial interface register bit **<ODI>**.

DDR LVDS Outputs

In this mode, the 14 data bits and the output clock are available as LVDS (Low Voltage Differential Signal) levels. Two successive data bits are multiplexed and output on each LVDS differential pair as shown in Figure 51. So, there are 7 LVDS output pairs for the 14 data bits and 1 LVDS output pair for the output clock.



Figure 51. DDR LVDS Outputs

Even data bits D0, D2, D4, D6, D8, D10, and D12 are output at the falling edge of CLKOUTP and the odd data bits D1, D3, D5, D7, D9, D11, and D13 are output at the rising edge of CLKOUTP. Both the rising and falling edges of CLKOUTP have to be used to capture all the 14 data bits (see Figure 52).



Figure 52. DDR LVDS Interface

LVDS Buffer Current Programmability

The default LVDS buffer output current is 3.5 mA. When terminated by 100 Ω, this results in a 350-mV single-ended voltage swing (700-mV_{PP} differential swing). The LVDS buffer currents can also be programmed to 2.5 mA, 4.5 mA, and 1.75 mA using the serial interface. In addition, there exists a current double mode, where this current is doubled for the data and output clock buffers.

Table 12. LVDS Buffer Currents Programming

REGISTER ADDRESS								REGISTER DATA								DESCRIPTION
A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
<LVDS CURRENT> – Output data and clock buffers current programmability																
0	1	1	1	1	1	1	0	0	0	0	0	0	0	**0**	**0**	3.5 mA Default after reset
0	1	1	1	1	1	1	0	0	0	0	0	0	0	**0**	**1**	2.5 mA
0	1	1	1	1	1	1	0	0	0	0	0	0	0	**1**	**0**	4.5 mA
0	1	1	1	1	1	1	0	0	0	0	0	0	0	**1**	**1**	1.75 mA
<CURRENT DOUBLE> – The output data and clock buffer currents are doubled from the value selected by the <LVDS CURRENT> register.																
0	1	1	1	1	1	1	1	**0**	**0**	0	0	0	0	0	0	Value specified by **<LVDS CURRENT>** Default after reset
0	1	1	1	1	1	1	1	**0**	**1**	0	0	0	0	0	0	2x data, 2x clock currents
0	1	1	1	1	1	1	1	**1**	**0**	0	0	0	0	0	0	1x data, 2x clock currents
0	1	1	1	1	1	1	1	**1**	**1**	0	0	0	0	0	0	2x data, 4x clock currents

LVDS Buffer Internal Termination

An internal termination option is available (using the serial interface), by which the LVDS buffers are differentially terminated inside the device. The termination resistances available are – 325, 200, and 170 Ω (nominal with ±20% variation). Any combination of these three terminations can be programmed; the effective termination is the parallel combination of the selected resistances. This results in eight effective terminations from open (no termination) to 75 Ω.

The internal termination helps to absorb any reflections coming from the receiver end, improving the signal integrity. With 100-Ω internal and 100-Ω external termination, the voltage swing at the receiver end is halved (compared to no internal termination). The voltage swing can be restored by using the LVDS current double mode (see Table 12).

Table 13. Programming Internal Termination for LVDS Data and Clock

REGISTER ADDRESS								REGISTER DATA								DESCRIPTION
A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
<DATA TERM> Internal termination - Option to terminate the LVDS DATA buffers inside the ADC to improve signal integrity. By default, internal termination is disabled.																
0	1	1	1	1	1	1	0	**0**	**0**	**0**	0	0	0	0	0	No termination Default after reset
0	1	1	1	1	1	1	0	**0**	**0**	**1**	0	0	0	0	0	325 Ω
0	1	1	1	1	1	1	0	**0**	**1**	**0**	0	0	0	0	0	200 Ω
0	1	1	1	1	1	1	0	**0**	**1**	**1**	0	0	0	0	0	125 Ω
0	1	1	1	1	1	1	0	**1**	**0**	**0**	0	0	0	0	0	170 Ω
0	1	1	1	1	1	1	0	**1**	**0**	**1**	0	0	0	0	0	120 Ω
0	1	1	1	1	1	1	0	**1**	**1**	**0**	0	0	0	0	0	100 Ω
0	1	1	1	1	1	1	0	**1**	**1**	**1**	0	0	0	0	0	75 Ω
<CLK TERM> Internal termination – Option to terminate the LVDS CLK buffers inside the ADC to improve signal integrity. By default, internal termination is disabled.																
0	1	1	1	1	1	1	0	0	0	0	**0**	**0**	**0**	0	0	No termination Default after reset
0	1	1	1	1	1	1	0	0	0	0	**0**	**0**	**1**	0	0	325 Ω
0	1	1	1	1	1	1	0	0	0	0	**0**	**1**	**0**	0	0	200 Ω
0	1	1	1	1	1	1	0	0	0	0	**0**	**1**	**1**	0	0	125 Ω
0	1	1	1	1	1	1	0	0	0	0	**1**	**0**	**0**	0	0	170 Ω
0	1	1	1	1	1	1	0	0	0	0	**1**	**0**	**1**	0	0	120 Ω
0	1	1	1	1	1	1	0	0	0	0	**1**	**1**	**0**	0	0	100 Ω
0	1	1	1	1	1	1	0	0	0	0	**1**	**1**	**1**	0	0	75 Ω

Parallel CMOS

In this mode, the 14 data outputs and the output clock are available as 3.3-V CMOS voltage levels. Each data bit and the output clock is available on a separate pin in parallel. By default, the data outputs are valid during the rising edge of the output clock. The output clock is CLKOUT (pin 5).

Output Clock Position Programmability

In both the LVDS and CMOS modes, the output clock can be moved around its default position. This can be done using SEN pin 27 (as described in Table 5) or using the serial interface register bits **<CLKOUT POSN>**. Using this allows to trade-off the setup and hold times leading to reliable data capture. There also exists an option to align the output clock edge with the data transition.

Note that programming the output clock position also affects the clock propagation delay times.

Table 14. CLKOUT Position Programing

REGISTER ADDRESS								REGISTER DATA								DESCRIPTION
A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
<CLKOUT POSN CMOS> – Output clock rising edge programmability in CMOS mode																
0	1	1	0	0	0	1	0	0	0	0	0	0	**0**	**0**	**1**	Default position
0	1	1	0	0	0	1	0	0	0	0	0	0	**0**	**1**	**1**	Output clock rising edge later by (1/12)Ts
0	1	1	0	0	0	1	0	0	0	0	0	0	**1**	**0**	**1**	Output clock rising edge later by (3/12)Ts
0	1	1	0	0	0	1	0	0	0	0	0	0	**1**	**1**	**1**	Output clock rising edge later by (2/12)Ts
<CLKOUT POSN CMOS> – Output clock falling edge programmability in CMOS mode																
0	1	1	0	0	0	1	0	0	0	0	**0**	**0**	0	0	**1**	Default position
0	1	1	0	0	0	1	0	0	0	0	**0**	**1**	0	0	**1**	Output clock falling edge later by (1/12)Ts
0	1	1	0	0	0	1	0	0	0	0	**1**	**0**	0	0	**1**	Output clock falling edge later by (3/12)Ts
0	1	1	0	0	0	1	0	0	0	0	**1**	**1**	0	0	**1**	Output clock falling edge later by (2/12)Ts
<CLKOUT POSN LVDS> – Output clock rising edge programmability in LVDS mode																
0	1	1	0	0	0	1	0	0	0	0	0	0	**0**	**0**	**1**	Default position
0	1	1	0	0	0	1	0	0	0	0	0	0	**0**	**1**	**1**	Output clock rising edge earlier by (1/12)Ts
0	1	1	0	0	0	1	0	0	0	0	0	0	**1**	**0**	**1**	Output clock rising edge aligned with data transition
0	1	1	0	0	0	1	0	0	0	0	0	0	**1**	**1**	**1**	Output clock rising edge aligned with data transition
<CLKOUT POSN LVDS> – Output clock falling edge programmability in LVDS mode																
0	1	1	0	0	0	1	0	0	0	0	**0**	**0**	0	0	**1**	Default position
0	1	1	0	0	0	1	0	0	0	0	**0**	**1**	0	0	**1**	Output clock falling edge earlier by (1/12)Ts
0	1	1	0	0	0	1	0	0	0	0	**1**	**0**	0	0	**1**	Output clock falling edge aligned with data transition
0	1	1	0	0	0	1	0	0	0	0	**1**	**1**	0	0	**1**	Output clock falling edge aligned with data transition

Output Data Format

Two output data formats are supported – 2's complement and offset binary. They can be selected using the DFS (pin 6) or the serial interface register bit **<DFS>** . In the event of an input voltage overdrive, the digital outputs go to the appropriate full scale level. For a positive overdrive, the output code is 0x3FFF in offset binary output format, and 0x1FFF in 2's complement output format. For a negative input overdrive, the output code is 0x0000 in offset binary output format and 0x2000 in 2's complement output format.

Output Timing

For the best performance at high sampling frequencies, ADS5546 uses a clock generator circuit to derive internal timing for ADC. This results in optimal setup and hold times of the output data and 50% output clock duty cycle for sampling frequencies from 80 MSPS to 190 MSPS. See Table 15 for timing information above 80 MSPS.

Table 15. Timing Characteristics (80 MSPS to 190 MSPS) (1)

Fs, MSPS	t_{su} DATA SETUP TIME, ns			t_h DATA HOLD TIME, ns			t_{PDI} CLOCK PROPAGATION DELAY, ns		
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX
DDR LVDS									
190	1.3	1.8		0.5	1		3.9	4.6	5.3
150	1.6	2.1		0.6	1.1		4.3	5	5.7
130	2.0	2.5		0.8	1.3		4.5	5.2	5.9
80	3.6	4.1		1.6	2.1		4.7	5.7	6.7
PARALLEL CMOS									
190	2.5	3.3		0.8	1.2		1.9	2.7	3.5
150	2.8	3.6		1.2	1.6		1.7	2.5	3.3
130	3.3	4.1		1.7	2.1		1.1	1.9	2.7
80	6	7		3.7	4.1		10.8	12	13.2

(1) Timing parameters are specified by design and characterization and not tested in production.

Below 80 MSPS, the setup and hold times do not scale with the sampling frequency. The output clock duty cycle also progressively moves away from 50% as the sampling frequency is reduced from 80 MSPS.

See Table 16 for detailed timings at sampling frequencies below 80 MSPS. Figure 53 shows the clock duty cycle across sampling frequencies in the DDR LVDS and CMOS modes.

Table 16. Timing Characteristics (1 MSPS to 80 MSPS) (1)

Fs, MSPS	t_{su} DATA SETUP TIME, ns			t_h DATA HOLD TIME, ns			t_{PDI} CLOCK PROPAGATION DELAY, ns		
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX
DDR LVDS									
1 to 80	3.6			1.6				5.7	
PARALLEL CMOS									
1 to 80	6			3.7				12	

(1) Timing parameters are specified by design and characterization and not tested in production.



Figure 53. Output Clock Duty Cycle (typical) vs Sampling Frequency

The latency of ADS5546 is 14 clock cycles from the sampling instant (input clock rising edge). In the LVDS mode, the latency remains constant across sampling frequencies. In the CMOS mode, the latency is 14 clock cycles above 80 MSPS and 13 clock cycles below 80 MSPS.

DEFINITION OF SPECIFICATIONS

Analog Bandwidth

The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low frequency value.

Aperture Delay

The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs.

Aperture Uncertainty (Jitter)

The sample-to-sample variation in aperture delay.

Clock Pulse Width/Duty Cycle

The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential sine-wave clock results in a 50% duty cycle.

Maximum Conversion Rate

The maximum sampling rate at which certified operation is given. All parametric testing is performed at this sampling rate unless otherwise noted.

Minimum Conversion Rate

The minimum sampling rate at which the ADC functions.

Differential Nonlinearity (DNL)

An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. The DNL is the deviation of any single step from this ideal value, measured in units of LSBs

Integral Nonlinearity (INL)

The INL is the deviation of the ADC's transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSBs.

Gain Error

The gain error is the deviation of the ADC's actual input full-scale range from its ideal value. The gain error is given as a percentage of the ideal input full-scale range.

Offset Error

The offset error is the difference, given in number of LSBs, between the ADC's actual average idle channel output code and the ideal average idle channel output code. This quantity is often mapped into mV.

Temperature Drift

The temperature drift coefficient (with respect to gain error and offset error) specifies the change per degree Celsius of the parameter from T_{MIN} to T_{MAX}. It is calculated by dividing the maximum deviation of the parameter across the T_{MIN} to T_{MAX} range by the difference $T_{MAX}–T_{MIN}$.

DEFINITION OF SPECIFICATIONS (continued)

Signal-to-Noise Ratio

SNR is the ratio of the power of the fundamental (P_S) to the noise floor power (P_N), excluding the power at dc and the first nine harmonics.

$$SNR = 10Log^{10}\frac{P_S}{P_N} \quad (3)$$

SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

Signal-to-Noise and Distortion (SINAD)

SINAD is the ratio of the power of the fundamental (P_S) to the power of all the other spectral components including noise (P_N) and distortion (P_D), but excluding dc.

$$SINAD = 10Log^{10}\frac{P_S}{P_N + P_D} \quad (4)$$

SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

Effective Number of Bits (ENOB)

The ENOB is a measure of a converter's performance as compared to the theoretical limit based on quantization noise.

$$ENOB = \frac{SINAD - 1.76}{6.02} \quad (5)$$

Total Harmonic Distortion (THD)

THD is the ratio of the power of the fundamental (P_S) to the power of the first nine harmonics (P_D).

$$THD = 10Log^{10}\frac{P_S}{P_N} \quad (6)$$

THD is typically given in units of dBc (dB to carrier).

Spurious-Free Dynamic Range (SFDR)

The ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier).

Two-Tone Intermodulation Distortion

IMD3 is the ratio of the power of the fundamental (at frequencies f1 and f2) to the power of the worst spectral component at either frequency 2f1–f2 or 2f2–f1. IMD3 is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

DC Power Supply Rejection Ratio (DC PSRR)

The DC PSSR is the ratio of the change in offset error to a change in analog supply voltage. The DC PSRR is typically given in units of mV/V.

DEFINITION OF SPECIFICATIONS (continued)

AC Power Supply Rejection Ratio (AC PSRR)

AC PSRR is the measure of rejection of variations in the supply voltage of the ADC. If ΔV_{SUP} is the change in the supply voltage and ΔV_{OUT} is the resultant change in the ADC output code (referred to the input), then

$$PSRR = 20Log^{10} \frac{\Delta V_{OUT}}{\Delta V_{SUP}} \text{ (Expressed in dBc)} \quad (7)$$

Common Mode Rejection Ratio (CMRR)

CMRR is the measure of rejection of variations in the input common-mode voltage of the ADC. If ΔVcm is the change in the input common-mode voltage and ΔV_{OUT} is the resultant change in the ADC output code (referred to the input), then

$$CMRR = 20Log^{10} \frac{\Delta V_{OUT}}{\Delta V_{CM}} \text{ (Expressed in dBc)} \quad (8)$$

Voltage Overload Recovery

The number of clock cycles taken to recover to less than 1% error for a 6-dB overload on the analog inputs. A 6-dBFS sine wave at Nyquist frequency is used as the test stimulus.

ADS5546 Revision history

Revision	Date	Description
A	11/05	Added new graphs to the Typical Characteristics.
B	6/06	New Timing Characteristics table.
		New text for the Device Mode Configuration
		Parallel Pin Control section changed to Parallel Configuration Only section.
		Added Serial Interface Configuration Only section.
		Added Configuration Using Both the Serial Interface and Parallel Controls
		New text for the Serial Interface section
		Added Register Reset section
		Additions to Table 8, <RST> and <GAIN>
		Revised Typical Characteristics graphs.
		Added Programmable gain section in the Application Information
C	10/06	Added DEFAULT and LOW SPEED modes to the *Clock Input* of the Recommended Operating Conditions
		Changed the max Standby power specifications.
		Changed the max Clock stop power specifications.
		Changed Analog Input information and Figures.
		Changed Drive Circuit and Example Drive Circuit information and Figures.
		Added Using RF Transformer-Based Drive Circuits information.

PACKAGE OPTION ADDENDUM

6-Dec-2006

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)
ADS5546IRGZR	ACTIVE	QFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS5546IRGZRG4	ACTIVE	QFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS5546IRGZT	ACTIVE	QFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS5546IRGZTG4	ACTIVE	QFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
PADS5546IRGZT	PREVIEW	QFN	RGZ	48		TBD	Call TI	Call TI

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

RGZ (S–PQFP–N48) PLASTIC QUAD FLATPACK



NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. Quad Flatpack, No–leads (QFN) package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
E. Falls within JEDEC MO–220.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		**Applications**	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265