

SBAS022B - NOVEMBER 1992 - REVISED SEPTEMBER 2003

Low-Power, 16-Bit, Sampling CMOS ANALOG-to-DIGITAL CONVERTER

FEATURES


- 35mW max POWER DISSIPATION
- 50μW POWER-DOWN MODE
- 25µs max ACQUISITION AND CONVERSION
- ±1.5LSB max INL
- DNL: 16 bits "No Missing Codes"
- 86dB min SINAD WITH 1kHz INPUT
- ±10V, 0V TO +5V, AND 0V TO +4V INPUT RANGES
- SINGLE +5V SUPPLY OPERATION
- PARALLEL AND SERIAL DATA OUTPUT
- PIN-COMPATIBLE WITH THE 12-BIT ADS7806
- USES INTERNAL OR EXTERNAL REFERENCE
- 0.3" DIP-28 AND SO-28

DESCRIPTION

The ADS7807 is a low-power, 16-bit, sampling Analog-to-Digital (A/D) converter using state-of-the-art CMOS structures. It contains a complete 16-bit, capacitor-based, Successive Approximation Register (SAR) A/D converter with sample-and-hold, clock, reference, and microprocessor interface with parallel and serial output drivers.

The ADS7807 can acquire and convert 16-bits to within $\pm 1.5 LSB$ in $25 \mu s$ max while consuming only 35 mW max. Laser trimmed scaling resistors provide standard industrial input ranges of $\pm 10 V$ and 0 V to +5 V. In addition, a 0 V to +4 V range allows development of complete single-supply systems.

The ADS7807 is available in a 0.3" DIP-28 and SO-28, both fully specified for operation over the industrial -40°C to +85°C temperature range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

ABSOLUTE MAXIMUM RATINGS(1)

Analog Inputs: R1 _{IN}	±12V
R2 _{IN}	±5.5V
CAP	V _{ANA} + 0.3V to AGND2 – 0.3V
REF	Indefinite Short to AGND2,
	Momentary Short to V _{ANA}
Ground Voltage Differences: DGND,	AGND1, and AGND2 ±0.3V
V _{ANA}	7V
V _{DIG} to V _{ANA}	+0.3V
V _{DIG}	7V
Digital Inputs	
Maximum Junction Temperature	+165°C
Internal Power Dissipation	825mW
Lead Temperature (soldering, 10s)	+300°C

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

PRODUCT	MAXIMUM INTEGRAL LINEARITY ERROR (LSB)	SPECIFIED NO MISSING CODE LEVEL (LSB)	MINIMUM SIGNAL-TO- (NOISE + DISTORTION) RATIO (DB)	PACKAGE-LEAD	PACKAGE DESIGNATOR ⁽¹⁾	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS7807P	±3	15	83	Dip-28	NT	-40°C to +85°C	ADS7807P	ADS7807P	Tubes, 13
ADS7807PB	±1.5	16	86	"	"	"	ADS7807PB	ADS7807PB	Tubes, 13
ADS7807U	±3	15	83	SO-28	DW	-40°C to +85°C	ADS7807U	ADS7807U	Tubes, 28
"	"	"	"	"	"	"	"	ADS7807U/1K	Tape and Reel, 1000
ADS7807UB	±1.5	16	86	"	"	"	ADS7807UB	ADS7807UB	Tubes, 28
II .	"	=	"	"	"	"	"	ADS7807UB/1K	Tape and Reel, 1000

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com.

ELECTRICAL CHARACTERISTICS

At $T_A = -40^{\circ}\text{C}$ to +85°C, $f_S = 40\text{kHz}$, $V_{DIG} = V_{ANA} = +5\text{V}$, and using internal reference and fixed resistors (see Figure 7b), unless otherwise specified.

			ADS7807P,	U	ADS7807PB, UB			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
RESOLUTION				16			*	Bits
ANALOG INPUT Voltage Ranges Impedance Capacitance			35	1 '	+5, 0 to +4 able II)	*		V pF
THROUGHPUT SPEED Conversion Time Complete Cycle Throughput Rate	Acquire and Convert	40		20 25	*		*	μs μs kHz
DC ACCURACY Integral Linearity Error Differential Linearity Error No Missing Codes Transition Noise(2) Gain Error Full-Scale Error(3,4) Full-Scale Error Drift Full-Scale Error Drift Full-Scale Error Drift Bipolar Zero Error Drift Unipolar Zero Error Drift Unipolar Zero Error Drift Recovery Time to Rated Accuracy from Power-Down(6)	Ext. 2.5000V Ref Ext. 2.5000V Ref ±10V Range ±10V Range 0V to 5V, 0V to 4V Ranges 0V to 5V, 0V to 4V Ranges 2.2µF Capacitor to CAP	15	0.8 ±0.2 ±7 ±0.5 ±0.5 ±0.5	±3 +3, -2 ±0.5 ±0.5 ±10 ±3	16	* ±0.1 ±5 * *	±1.5 +1.5, -1 ±0.25 ±0.25 *	LSB(1) LSB Bits LSB % % ppm/°C % ppm/°C mV ppm/°C mV ppm/°C mV ppm/°C ms
Power-Supply Sensitivity $(V_{DIG} = V_{ANA} = V_{S})$	+4.75V < V _S < +5.25V			±8			*	LSB

ELECTRICAL CHARACTERISTICS (Cont.)

At $T_A = -40^{\circ}$ C to +85°C, $f_S = 40$ kHz, $V_{DIG} = V_{ANA} = +5$ V, and using internal reference and fixed resistors (see Figure 7b), unless otherwise specified.

			ADS7807P,	U	Al	DS7807PB,	UB	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
AC ACCURACY Spurious-Free Dynamic Range Total Harmonic Distortion Signal-to-(Noise + Distortion) Signal-to-Noise Usable Bandwidth ⁽⁷⁾ Full-Power Bandwidth (-3dB)	$\begin{split} f_{\text{IN}} &= 1 \text{kHz}, \pm 10 \text{V} \\ f_{\text{IN}} &= 1 \text{kHz}, \pm 10 \text{V} \\ f_{\text{IN}} &= 1 \text{kHz}, \pm 10 \text{V} \\ -60 \text{dB Input} \\ f_{\text{IN}} &= 1 \text{kHz}, \pm 10 \text{V} \end{split}$	90 83 83	100 -100 88 30 88 130 600	-90	96 86 86	* * * 32 * *	-96	dB ⁽⁶⁾ dB dB dB dB kHz
SAMPLING DYNAMICS Aperture Delay Aperture Jitter Transient Response Over-Voltage Recovery ⁽⁸⁾	FS Step		40 20 750	5		* *	*	ns ps µs ns
REFERENCE Internal Reference Voltage Internal Reference Source Current (Must use external buffer.) Internal Reference Drift External Reference Voltage Range for Specified Linearity	No Load	2.48	2.5 1 8 2.5	2.52	*	* * * *	*	V μA ppm/°C V
External Reference Current Drain DIGITAL INPUTS Logic Levels V _{IL} V _{IH} ⁽⁹⁾ I _{IL} I _{IH}	External 2.5000V Ref V _{IL} = 0V V _{IH} = 5V	-0.3 +2.0		+0.8 V _D + 0.3V ±10 ±10	*		* * * * * *	μΑ V V μΑ μΑ
DIGITAL OUTPUTS Data Format Data Coding V _{OL} V _{OH} Leakage Current Output Capacitance	I _{SINK} = 1.6mA I _{SOURCE} = 500μA High-Z State, V _{OUT} = 0V to V _{DIG} High-Z State	+4		Parallel 16 bi y Two's Com +0.4 ±5			ary * * *	V V μA pF
DIGITAL TIMING Bus Access Time Bus Relinquish Time	$R_L = 3.3$ kΩ, $C_L = 50$ pF $R_L = 3.3$ kΩ, $C_L = 10$ pF			83 83			* *	ns ns
POWER SUPPLIES Specified Performance V _{DIG} V _{ANA} I _{DIG} I _{ANA} Power Dissipation	Must be \leq V _{ANA} $V_{ANA} = V_{DIG} = 5V, f_S = 40kHz$ REFD HIGH PWRD and REFD HIGH	+4.75 +4.75	+5 +5 0.6 5.0 28 23 50	+5.25 +5.25 35	*	* * * * * *	* *	V V mA mA mW mW
TEMPERATURE RANGE Specified Performance Derated Performance Storage Thermal Resistance (θ_{JA}) DIP SO		-40 -55 -65	75 75	+85 +125 +150	* * *	*	* * *	°C °C °C °C/W °C/W


^{*} Same specifications as ADS7807P, U.

NOTES: (1) LSB means Least Significant Bit. One LSB for the $\pm 10V$ input range is $305\mu V$. (2) Typical rms noise at worst-case transition. (3) As measured with fixed resistors, see Figure 7b. Adjustable to zero with external potentiometer. (4) Full-scale error is the worst case of –Full-Scale or +Full-Scale untrimmed deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error. (5) This is the time delay after the ADS7807 is brought out of Power-Down mode until all internal settling occurs and the analog input is acquired to rated accuracy. A Convert command after this delay will yield accurate results. (6) All specifications in dB are referred to a full-scale input. (7) Usable bandwidth defined as full-scale input frequency at which Signal-to-(Noise + Distortion) degrades to 60dB. (8) Recovers to specified performance after 2 • FS input overvoltage. (9) The minimum V_{IH} level for the DATACLK signal is 3V.

PIN DESCRIPTIONS

		DIGITAL	
PIN#	NAME	I/O	DESCRIPTION
$\overline{}$		1/0	
1	R1 _{IN}		Analog Input. See Figure 7.
2	AGND1		Analog Sense Ground.
3	R2 _{IN}		Analog Input. See Figure 7.
4	CAP		Reference Buffer Output. 2.2µF tantalum capacitor to ground.
5	REF		Reference Input/Output. 2.2μF tantalum capacitor to ground.
6	AG <u>ND2</u>		Analog Ground
7	SB/BTC	I	Selects Straight Binary or Binary Two's Complement for Output Data Format.
8	EXT/INT	I	External/Internal data clock select.
9	D7	0	Data Bit 7 if BYTE is HIGH. Data bit 15 (MSB) if BYTE is LOW. Hi-Z when $\overline{ ext{CS}}$ is HIGH and/or R/ $\overline{ ext{C}}$ is LOW. Leave
			unconnected when using serial output.
10	D6	0	Data Bit 6 if BYTE is HIGH. Data bit 14 if BYTE is LOW. Hi-Z when CS is HIGH and/or R/C is LOW.
11	D5	0	Data Bit 5 if BYTE is HIGH. Data bit 13 if BYTE is LOW. Hi-Z when CS is HIGH and/or R/C is LOW.
12	D4	0	Data Bit 4 if BYTE is HIGH. Data bit 12 if BYTE is LOW. Hi-Z when CS is HIGH and/or R/C is LOW.
13	D3	0	Data Bit 3 if BYTE is HIGH. Data bit 11 if BYTE is LOW. Hi-Z when CS is HIGH and/or R/C is LOW.
14	DGND		Digital Ground
15	D2	0	Data Bit 2 if BYTE is HIGH. Data bit 10 if BYTE is LOW. Hi-Z when CS is HIGH and/or R/C is LOW.
16	D1	O	Data Bit 1 if BYTE is HIGH. Data bit 9 if BYTE is LOW. Hi-Z when CS is HIGH and/or R/C is LOW.
17	D0	Ö	Data Bit 0 (LSB) if BYTE is HIGH. Data bit 8 if BYTE is LOW. Hi-Z when $\overline{\text{CS}}$ is HIGH and/or R/ $\overline{\text{C}}$ is LOW.
18	DATACLK	1/0	Data Clock Output when EXT/INT is LOW. Data clock input when EXT/INT is HIGH.
19	SDATA	0	Serial Output Synchronized to DATACLK
20	TAG	i	Serial Input When Using an External Data Clock
21	BYTE	i	Selects 8 most significant bits (LOW) or 8 least significant bits (HIGH) on parallel output pins.
22	R/C	i	With CS LOW and BUSS HIGH, a Falling Edge on R/C Initiates a New Conversion. With CS LOW, a rising edge on R/C
	100	· ·	enables the parallel output.
23	<u>cs</u>		Internally OR'd with R/ \overline{C} . If R/ \overline{C} is LOW, a falling edge on \overline{CS} initiates a new conversion. If EXT/ \overline{INT} is LOW, this same
2.5		'	falling edge will start the transmission of serial data results from the previous conversion.
24	BUSY	0	At the start of a conversion, BUSY goes LOW and stays LOW until the conversion is completed and the digital outputs
24	B031	U	have been updated.
25	PWRD	,	PWRD HIGH shuts down all analog circuitry except the reference. Digital circuitry remains active.
	REFD		
26	1	'	REFD HIGH shuts down the internal reference. External reference will be required for conversions.
27	V _{ANA}		Analog Supply. Nominally +5V. Decouple with 0.1μF ceramic and 10μF tantalum capacitors.
28	V_{DIG}		Digital Supply. Nominally +5V. Connect directly to pin 27. Must be $\leq V_{ANA}$.

PIN CONFIGURATION





	ANALOG INPUT RANGE	CONNECT R1 _{IN} VIA 200 Ω TO	CONNECT R2 _{IN} VIA 100 Ω TO	IMPEDANCE
-	±10V	V _{IN}	CAP	45.7kΩ
-	0V to 5V	AGND	V_{IN}	20.0kΩ
-	0V to 4V	V_{IN}	V_{IN}	21.4kΩ


TABLE I. Input Range Connections. See Figure 7.


TYPICAL CHARACTERISTICS


At $T_A = +25^{\circ}C$, $f_S = 40$ kHz, $V_{DIG} = V_{ANA} = +5V$, and using internal reference and fixed resistors (see Figure 7b), unless otherwise specified.




















TYPICAL CHARACTERISTICS (Cont.)


At $T_A = +25^{\circ}C$, $f_S = 40$ kHz, $V_{DIG} = V_{ANA} = +5V$, and using internal reference and fixed resistors (see Figure 7b), unless otherwise specified.
















BASIC OPERATION

PARALLEL OUTPUT

Figure 1a shows a basic circuit to operate the ADS7807 with a $\pm 10V$ input range and parallel output. Taking R/ \overline{C} (pin 22) LOW for a minimum of 40ns (12µs max) will initiate a conversion. \overline{BUSY} (pin 24) will go LOW and stay LOW until the conversion is completed and the output register is updated. If BYTE (pin 21) is LOW, the eight Most Significant Bits (MSBs) will be valid when \overline{BUSY} rises; if BYTE is HIGH, the eight Least Significant Bits (LSBs) will be valid when \overline{BUSY} rises. Data will be output in Binary Two's Complement (BTC) format. \overline{BUSY} going HIGH can be used to latch the data. After the first byte has been read, BYTE can be toggled allowing the remaining byte to be read. All convert commands will be ignored while \overline{BUSY} is LOW.

The ADS7807 will begin tracking the input signal at the end of the conversion. Allowing 25µs between convert commands assures accurate acquisition of a new signal.

The offset and gain are adjusted internally to allow external trimming with a single supply. The external resistors compensate for this adjustment and can be left out if the offset and gain will be corrected in software (refer to the Calibration section).

SERIAL OUTPUT

Figure 1b shows a basic circuit to operate the ADS7807 with a $\pm 10 \text{V}$ input range and serial output. Taking R/ $\overline{\text{C}}$ (pin 22) LOW for 40ns (12 μ s max) will initiate a conversion and

FIGURE 1a. Basic $\pm 10V$ Operation, both Parallel and Serial Output.

output valid data from the previous conversion on SDATA (pin 19) synchronized to 16 clock pulses output on DATACLK (pin 18). $\overline{\text{BUSY}}$ (pin 24) will go LOW and stay LOW until the conversion is completed and the serial data has been transmitted. Data will be output in BTC format, MSB first, and will be valid on both the rising and falling edges of the data clock. $\overline{\text{BUSY}}$ going HIGH can be used to latch the data. All convert commands will be ignored while $\overline{\text{BUSY}}$ is LOW.

The ADS7807 will begin tracking the input signal at the end of the conversion. Allowing 25 μ s between convert commands assures accurate acquisition of a new signal.

The offset and gain are adjusted internally to allow external trimming with a single supply. The external resistors compensate for this adjustment and can be left out if the offset and gain will be corrected in software (refer to the Calibration section).

STARTING A CONVERSION

The combination of $\overline{\text{CS}}$ (pin 23) and R/ $\overline{\text{C}}$ (pin 22) LOW for a minimum of 40ns puts the sample-and-hold of the ADS7807 in the hold state and starts conversion 'n'. $\overline{\text{BUSY}}$ (pin 24) will go LOW and stay LOW until conversion 'n' is completed and the internal output register has been updated. All new convert commands during $\overline{\text{BUSY}}$ LOW will be ignored. $\overline{\text{CS}}$ and/ or R/ $\overline{\text{C}}$ must go HIGH before $\overline{\text{BUSY}}$ goes HIGH, or a new conversion will be initiated without sufficient time to acquire a new signal.




FIGURE 1b. Basic ±10V Operation with Serial Output.

The ADS7807 will begin tracking the input signal at the end of the conversion. Allowing 25µs between convert commands assures accurate acquisition of a new signal. Refer to Tables II and III for a summary of $\overline{\text{CS}}$, R/ $\overline{\text{C}}$, and $\overline{\text{BUSY}}$ states, and Figures 2 through 6 for timing diagrams.

cs	R/C	BUSY	OPERATION			
1	Х	Х	None. Databus is in Hi-Z state.			
\	0	1	Initiates conversion 'n'. Databus remains in Hi-Z state.			
0	\	1	Initiates conversion 'n'. Databus enters Hi-Z state.			
0	1	↑	Conversion 'n' completed. Valid data from conversion 'n' on the databus.			
\	1	1	Enables databus with valid data from conversion 'n'.			
\	1	0	Enables databus with valid data from conversion 'n -1 '(1). Conversion n in progress.			
0	1	0	Enables databus with valid data from conversion 'n – 1'(1). Conversion 'n' in progress.			
0	0	1	New conversion initiated without acquisition of a new signal. Data will be invalid. \overline{CS} and/or R/\overline{C} must be HIGH when \overline{BUSY} goes HIGH.			
Х	Х	0	New convert commands ignored. Conversion 'n' in progress.			

NOTE: (1) See Figures 2 and 3 for constraints on data valid from conversion 'n – 1'.

TABLE III. Control Functions When Using Parallel Output (DATACLK tied LOW, EXT/INT tied HIGH).

 $\overline{\text{CS}}$ and R/ $\overline{\text{C}}$ are internally OR'ed and level triggered. There is not a requirement which input goes LOW first when initiating a conversion. If, however, it is critical that $\overline{\text{CS}}$ or R/ $\overline{\text{C}}$ initiates conversion 'n', be sure the less critical input is LOW at least 10ns prior to the initiating input. If EXT/ $\overline{\text{INT}}$ (pin 8) is LOW when initiating conversion 'n', serial data from conversion 'n – 1' will be output on SDATA (pin 19) following the start of conversion 'n'. See Internal Data Clock in the Reading Data section.

To reduce the number of control pins, \overline{CS} can be tied LOW using R/ \overline{C} to control the read and convert modes. This will have no effect when using the internal data clock in the serial output mode. The parallel output and the serial output (only when using an external data clock), however, will be affected whenever R/ \overline{C} goes HIGH. Refer to the Reading Data section.

READING DATA

The ADS7807 outputs serial or parallel data in Straight Binary (SB) or Binary Two's Complement data output format. If SB/BTC (pin 7) is HIGH, the output will be in SB format, and if LOW, the output will be in BTC format. Refer to Table IV for ideal output codes.

The parallel output can be read without affecting the internal output registers; however, reading the data through the serial port will shift the internal output registers one bit per data

cs	R/C	BUSY	EXT/INT	DATACLK	OPERATION					
\	0	1	0	Output	Initiates conversion 'n'. Valid data from conversion 'n – 1' clocked out on SDATA.					
0	\downarrow	1	0	Output	Initiates conversion 'n'. Valid data from conversion 'n – 1' clocked out on SDATA.					
\downarrow	0	1	1	Input	Initiates conversion 'n'. Internal clock still runs conversion process.					
0	\downarrow	1	1	Input	Initiates conversion 'n'. Internal clock still runs conversion process.					
\	1	1	1	Input	Conversion 'n' completed. Valid data from conversion 'n' clocked out on SDATA synchronized to external data clock.					
\	1	0	1	Input	Valid data from conversion 'n – 1' output on SDATA synchronized to external data clock. Conversion 'n' in progress.					
0	1	0	1	Input	Valid data from conversion 'n – 1' output on SDATA synchronized to external data clock. Conversion 'n' in progress.					
0	0 0 ↑ X X New conversion initiated without acquisition of a new signal. Data will be invalid. \overline{CS} and/or R/\overline{C} must be HIGH when \overline{BUSY} goes HIGH.									
Х	X X 0 X New convert commands ignored. Conversion 'n' in progress.									
	NOTE: (1) See Figures 4, 5, and 6 for constraints on data valid from conversion "n-1".									

TABLE III. Control Functions When Using Serial Output.

DESCRIPTION		ANALOG INPUT		DIGITAL OUTPUT					
Full-Scale Range Least Significant Bit (LSB)	±10 305μV	0V to 5V 76μV	0V to 4V 61μV	BINARY TWO'S COMPLEMENT (SB/BTC LOW)				STRAIGHT BINARY (SB/BTC HIGH)	
					HEX		HEX		
				BINARY CODE	CODE	BINARY CODE	CODE		
+Full-Scale (FS - 1LSB)	9.999695V	4.999924V	3.999939V	0111 1111 1111 1111	7FFF	1111 1111 1111 1111	FFFF		
Midscale	0V	2.5V	2V	0000 0000 0000 0000	0000	1000 0000 0000 0000	8000		
One LSB Below Midscale	–305μV	2.499924V	1.999939V	1111 1111 1111 1111	FFFF	0111 1111 1111 1111	7FFF		
-Full-Scale	-10V	0V	0V	1000 0000 0000 0000	8000	0000 0000 0000 0000	0000		

TABLE IV. Output Codes and Ideal Input Voltages.

clock pulse. As a result, data can be read on the parallel port prior to reading the same data on the serial port, but data cannot be read through the serial port prior to reading the same data on the parallel port.

PARALLEL OUTPUT

To use the parallel output, tie EXT/ $\overline{\text{INT}}$ (pin 8) HIGH and DATACLK (pin 18) LOW. SDATA (pin 19) should be left unconnected. The parallel output will be active when R/ $\overline{\text{C}}$ (pin 22) is HIGH and $\overline{\text{CS}}$ (pin 23) is LOW. Any other combination of $\overline{\text{CS}}$ and R/ $\overline{\text{C}}$ will tri-state the parallel output. Valid conversion data can be read in two 8-bit bytes on D7-D0 (pins 9-13 and 15-17). When BYTE (pin 21) is LOW, the 8 most significant bits will be valid with the MSB on D7. When BYTE is HIGH, the 8 least significant bits will be valid with the LSB on D0. BYTE can be toggled to read both bytes within one conversion cycle.

Upon initial power up, the parallel output will contain indeterminate data.

PARALLEL OUTPUT (AFTER A CONVERSION)

After conversion 'n' is completed and the output registers have been updated, $\overline{\text{BUSY}}$ (pin 24) will go HIGH. Valid data from conversion 'n' will be available on D7-D0 (pins 9-13 and 15-17). $\overline{\text{BUSY}}$ going high can be used to latch the data. Refer to Table V and Figures 2 and 3 for timing constraints.

PARALLEL OUTPUT (DURING A CONVERSION)

After conversion 'n' has been initiated, valid data from conversion 'n – 1' can be read and will be valid up to $12\mu s$ after the start of conversion 'n'. Do not attempt to read data beyond $12\mu s$ after the start of conversion 'n' until \overline{BUSY} (pin 24) goes HIGH; this may result in reading invalid data. Refer to Table V and Figures 2 and 3 for timing constraints.




FIGURE 2. Conversion Timing with Parallel Output (CS and DATACLK tied LOW, EXT/INT tied HIGH).




FIGURE 3. Using CS to Control Conversion and Read Timing with Parallel Outputs.



t1 Convert Pulse Width 0.04 12 t2 Data Valid Delay after R/C LOW 19 20 t3 BUSY Delay from 85 Start of Conversion 19 20 t4 BUSY LOW 19 20 t5 BUSY Delay after 90 19 20 t6 Aperture Delay 40		1				
t2 Data Valid Delay after R/C LOW 19 20 t3 BUSY Delay from Start of Conversion 85 t4 BUSY LOW 19 20 t5 BUSY Delay after End of Conversion 90 40 t6 Aperture Delay Conversion Time 40 40 t7 Conversion Time 19 20 t8 Acquisition Time 10 83 t9 Bus Relinquish Time 10 83 t10 Previous Data Valid 12 19 after Start of Conversion 12 19 t12 Bus Access Time and BYTE Delay 83 t13 Start of Conversion 1.4 t0 DATACLK Delay 1.1 1.4 t14 DATACLK Period 1.1 t15 Data Valid to DATACLK 20 75 HIGH Delay 100 600 t16 Data Valid after DATACLK 400 600 LOW Delay External DATACLK LOW 40 t18 External D	SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t ₃ BUSY Delay from Start of Conversion 85 t ₄ BUSY LOW 19 20 t ₅ BUSY Delay after End of Conversion 90 40 t ₆ Aperture Delay 40 40 t ₇ Conversion Time 19 20 t ₈ Acquisition Time 10 83 t ₉ Bus Relinquish Time 10 83 t ₁₀ Previous Data Valid 12 19 after Start of Conversion 12 19 t ₁₁ Previous Data Valid 12 19 after Start of Conversion 12 19 t ₁₂ Bus Access Time and BYTE Delay 83 t ₁₃ Start of Conversion 1.4 t ₁₄ DATACLK Delay 1.1 t ₁₅ Data Valid to DATACLK 20 75 HIGH Delay 1.1 1.1 t ₁₆ Data Valid after DATACLK 400 600 LOW Delay External DATACLK LOW 40 t ₁₉	t ₁	Convert Pulse Width	0.04		12	μs
Start of Conversion	t ₂	Data Valid Delay after R/C LOW		19	20	μs
t4 BUSY LOW 19 20 k5 BUSY Delay after End of Conversion 90 40 t6 Aperture Delay 40 40 t7 Conversion Time 19 20 t8 Acquisition Time 10 83 t9 Bus Relinquish Time 10 83 t10 Previous Data Valid 12 19 after Start of Conversion 12 19 after Start of Conversion 1.4 1.4 t13 Start of Conversion 1.4 t0 DATACLK Delay 1.4 t14 DATACLK Period 1.1 t15 Data Valid to DATACLK 20 75 HIGH Delay 10 600 LOW Delay External DATACLK Period 100 t16 External DATACLK Period 100 t18 External DATACLK HIGH 50 CS and R/C to External 25 DATACLK Setup Time 10 t21 R/C to CS Setup Time 1	t ₃	BUSY Delay from			85	ns
## To be described as the following state of		Start of Conversion				
End of Conversion t ₆	t_4	BUSY LOW		19	20	μs
t ₆ Aperture Delay 40 t ₇ Conversion Time 19 t ₈ Acquisition Time 5 t ₉ Bus Relinquish Time 10 83 t ₁₀ Frevious Data Valid 20 60 t ₁₁ Previous Data Valid 12 19 after Start of Conversion 12 19 t ₁₂ Bus Access Time and BYTE Delay 83 t ₁₃ Start of Conversion 1.4 t ₁₃ Start of Conversion 1.4 t ₁₄ DATACLK Delay 1.1 t ₁₄ DATACLK Period 1.1 t ₁₅ Data Valid to DATACLK 20 75 HIGH Delay 10 600 LOW Delay 100 600 t ₁₇ External DATACLK Period 100 t ₁₈ External DATACLK LOW 40 t ₁₉ External DATACLK HIGH 50 CS and R/C to External 25 DATACLK Setup Time 10 t ₂₀ R/C to	t ₅	BUSY Delay after		90		ns
t ₇ Conversion Time 19 20 t ₈ Acquisition Time 5 83 t ₉ Bus Relinquish Time 10 83 t ₁₀ BUSY Delay after Data Valid 20 60 t ₁₁ Previous Data Valid 12 19 after Start of Conversion 12 19 t ₁₂ Bus Access Time and BYTE Delay 83 t ₁₃ Start of Conversion 1.4 to DATACLK Delay 1.4 1.4 DATACLK Period 1.1 1.1 t ₁₅ Data Valid to DATACLK 20 75 HIGH Delay 10 600 LOW Delay 100 External DATACLK Period 100 t ₁₇ External DATACLK Period 100 40 t ₁₈ External DATACLK HIGH 50 5 CS and R/C to External 25 5 DATACLK Setup Time 10 10 t ₂₀ R/C to CS Setup Time 10 t ₂₁ Valid Data after DATACLK HIGH <td></td> <td>End of Conversion</td> <td></td> <td></td> <td></td> <td></td>		End of Conversion				
t ₈ Acquisition Time 5 t ₉ Bus Relinquish Time 10 t ₁₀ BUSY Delay after Data Valid 20 60 t ₁₁ Previous Data Valid 12 19 after Start of Conversion 12 19 t ₁₂ Bus Access Time and BYTE Delay 83 t ₁₃ Start of Conversion 1.4 t ₁₃ DATACLK Delay 1.4 t ₁₄ DATACLK Period 1.1 t ₁₅ Data Valid to DATACLK 20 75 HIGH Delay 400 600 t ₁₆ Data Valid after DATACLK 400 600 LOW Delay External DATACLK Period 100 40 t ₁₇ External DATACLK LOW 40 40 t ₁₈ External DATACLK HIGH 50 50 CS and R/C to External 25 DATACLK Setup Time 10 40 t ₂₀ R/C to CS Setup Time 10 t ₂₁ R/C to CS Setup Time 25	t ₆	Aperture Delay		40		ns
t ₉ Bus Relinquish Time 10 83 t ₁₀ BUSY Delay after Data Valid 20 60 t ₁₁ Previous Data Valid 12 19 after Start of Conversion 12 19 t ₁₂ Bus Access Time and BYTE Delay 83 t ₁₃ Start of Conversion 1.4 to DATACLK Delay 1.1 t ₁₄ DATACLK Period 1.1 t ₁₅ Data Valid to DATACLK 20 75 HIGH Delay 400 600 LOW Delay LOW Delay 100 t ₁₇ External DATACLK Period 100 t ₁₈ External DATACLK LOW 40 t ₁₉ External DATACLK HIGH 50 CS and R/C to External 25 DATACLK Setup Time 10 t ₂₁ R/C to CS Setup Time 10 Valid Data after DATACLK HIGH 25	t ₇	Conversion Time		19	20	μs
t ₁₀ BUSY Delay after Data Valid 20 60 20 60 t ₁₁ Previous Data Valid after Start of Conversion 12 19 t ₁₂ Bus Access Time and BYTE Delay Start of Conversion to DATACLK Delay 1.4 t ₁₃ DATACLK Delay 1.1 t ₁₄ DATACLK Period 1.1 t ₁₅ Data Valid to DATACLK 20 75 75 HIGH Delay LOW Delay 600 t ₁₆ Data Valid after DATACLK 400 600 600 LOW Delay External DATACLK Period 100 100 t ₁₈ External DATACLK LOW 40 40 t ₁₉ External DATACLK HIGH 50 50 CS and R/C to External 25 DATACLK Setup Time 10 t ₂₁ R/C to CS Setup Time 10 10 t ₂₂ Valid Data after DATACLK HIGH 25 10	t ₈	Acquisition Time			5	μs
t ₁₁ Previous Data Valid after Start of Conversion t ₁₂ Bus Access Time and BYTE Delay t ₁₃ Start of Conversion to DATACLK Delay t ₁₄ DATACLK Period t ₁₅ Data Valid to DATACLK HIGH Delay t ₁₆ Data Valid after DATACLK LOW Delay t ₁₇ External DATACLK Period t ₁₈ External DATACLK LOW t ₁₉ External DATACLK HIGH t ₂₀ CS and R/C to External DATACLK Setup Time t ₂₁ Valid Data after DATACLK HIGH to CS Setup Time t ₂₂ Valid Data after DATACLK HIGH 12 19 83 83 84 85 85 86 87 87 88 87 88 88 88 88 88 88 88 88 88	t ₉	Bus Relinquish Time	10		83	ns
after Start of Conversion t12	t ₁₀	BUSY Delay after Data Valid	20	60		ns
t12 Bus Access Time and BYTE Delay 83 t13 Start of Conversion to DATACLK Delay 1.4 t14 DATACLK Period 1.1 t15 Data Valid to DATACLK HIGH Delay 20 75 HIGH Delay 400 600 LOW Delay External DATACLK Period 100 t18 External DATACLK LOW 40 t19 External DATACLK HIGH 50 CS and R/C to External 25 DATACLK Setup Time 10 t21 R/C to CS Setup Time 10 t22 Valid Data after DATACLK HIGH 25	t ₁₁	Previous Data Valid	12	19		μs
t ₁₃ Start of Conversion to DATACLK Delay t ₁₄ DATACLK Period t ₁₅ Data Valid to DATACLK HIGH Delay t ₁₆ Data Valid after DATACLK LOW Delay t ₁₇ External DATACLK Period t ₁₈ External DATACLK LOW t ₁₉ External DATACLK LOW t ₁₉ External DATACLK HIGH t ₂₀ CS and R/C to External DATACLK Setup Time t ₂₁ R/C to CS Setup Time t ₂₂ Valid Data after DATACLK HIGH 25		after Start of Conversion				
to DATACLK Delay t ₁₄ DATACLK Period t ₁₅ Data Valid to DATACLK HIGH Delay t ₁₆ Data Valid after DATACLK LOW Delay t ₁₇ External DATACLK Period t ₁₈ External DATACLK LOW t ₁₉ External DATACLK LOW t ₁₉ External DATACLK HIGH t ₂₀ CS and R/C to External DATACLK Setup Time t ₂₁ R/C to CS Setup Time t ₂₂ Valid Data after DATACLK HIGH 25	t ₁₂	Bus Access Time and BYTE Delay			83	ns
t ₁₄ DATACLK Period 1.1 t ₁₅ Data Valid to DATACLK 20 75 HIGH Delay t ₁₆ Data Valid after DATACLK 400 600 LOW Delay t ₁₇ External DATACLK Period 100	t ₁₃	Start of Conversion		1.4		μs
t ₁₅ Data Valid to DATACLK HIGH Delay t ₁₆ Data Valid after DATACLK LOW Delay t ₁₇ External DATACLK Period t ₁₈ External DATACLK LOW t ₁₉ External DATACLK HIGH t ₂₀ CS and R/C to External DATACLK Setup Time t ₂₁ R/C to CS Setup Time t ₂₂ Valid Data after DATACLK HIGH 25		to DATACLK Delay				
HIGH Delay t ₁₆ Data Valid after DATACLK LOW Delay t ₁₇ External DATACLK Period t ₁₈ External DATACLK LOW t ₁₉ External DATACLK HIGH t ₂₀ CS and R/C to External DATACLK Setup Time t ₂₁ R/C to CS Setup Time t ₂₂ Valid Data after DATACLK HIGH 25	t ₁₄	DATACLK Period		1.1		μs
t ₁₆ Data Valid after DATACLK 400 600 LOW Delay t ₁₇ External DATACLK Period 100 t ₁₈ External DATACLK LOW 40 t ₁₉ External DATACLK HIGH 50 t ₂₀ CS and R/C to External 25 DATACLK Setup Time 10 t ₂₁ R/C to CS Setup Time 10 t ₂₂ Valid Data after DATACLK HIGH 25	t ₁₅	Data Valid to DATACLK	20	75		ns
LOW Delay t ₁₇ External DATACLK Period 100 t ₁₈ External DATACLK LOW 40 t ₁₉ External DATACLK HIGH 50 t ₂₀ \overline{CS} and R/\overline{C} to External 25 DATACLK Setup Time t ₂₁ R/\overline{C} to \overline{CS} Setup Time 10 t ₂₂ Valid Data after DATACLK HIGH 25		HIGH Delay				
t ₁₇ External DATACLK Period 100 t ₁₈ External DATACLK LOW 40 t ₁₉ External DATACLK HIGH 50 t ₂₀ CS and R/C to External 25 DATACLK Setup Time 10 t ₂₁ R/C to CS Setup Time 10 t ₂₂ Valid Data after DATACLK HIGH 25	t ₁₆	Data Valid after DATACLK	400	600		ns
t ₁₈ External DATACLK LOW 40 t ₁₉ External DATACLK HIGH 50 t ₂₀ \overline{CS} and R/ \overline{C} to External 25 DATACLK Setup Time t ₂₁ R/ \overline{C} to \overline{CS} Setup Time 10 t ₂₂ Valid Data after DATACLK HIGH 25		LOW Delay				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	t ₁₇	External DATACLK Period	100			ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t ₁₈	External DATACLK LOW	40			ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t ₁₉	External DATACLK HIGH	50			ns
$ \begin{array}{c cccc} & & & R/\overline{C} \text{ to } \overline{CS} \text{ Setup Time} & 10 \\ \hline & t_{22} & & \text{Valid Data after DATACLK HIGH} & 25 \\ \end{array} $	t ₂₀	CS and R/C to External	25			ns
t ₂₂ Valid Data after DATACLK HIGH 25		DATACLK Setup Time				
22	t ₂₁	R/\overline{C} to \overline{CS} Setup Time	10			ns
	t ₂₂	Valid Data after DATACLK HIGH	25			ns
		Throughput Time			25	μs

TABLE VI. Conversion and Data Timing. $T_A = -40^{\circ}$ C to +85°C.

SERIAL OUTPUT

Data can be clocked out with the internal data clock or an external data clock. When using serial output, be careful with the parallel outputs, D7-D0 (pins 9-13 and 15-17), as these pins will come out of Hi-Z state whenever $\overline{\text{CS}}$ (pin 23) is LOW and R/ $\overline{\text{C}}$ (pin 22) is HIGH. The serial output can not be tristated and is always active. Refer to the Applications Information section for specific serial interfaces.

INTERNAL DATA CLOCK (During a Conversion)

To use the internal data clock, tie EXT/\overline{INT} (pin 8) LOW. The combination of R/\overline{C} (pin 22) and \overline{CS} (pin 23) LOW will initiate conversion 'n' and activate the internal data clock (typically 900kHz clock rate). The ADS7807 will output 16 bits of valid data, MSB first, from conversion 'n-1' on SDATA (pin 19), synchronized to 16 clock pulses output on DATACLK (pin 18). The data will be valid on both the rising and falling edges of the internal data clock. The rising edge of \overline{BUSY} (pin 24) can be used to latch the data. After the 16th clock pulse, DATACLK will remain LOW until the next conversion is initiated, while SDATA will go to whatever logic level was input on TAG (pin 20) during the first clock pulse. Refer to Table VI and Figure 4.

EXTERNAL DATA CLOCK

To use an external data clock, tie EXT/INT (pin 8) HIGH. The external data clock is not a conversion clock; it can only be used as a data clock. To enable the output mode of the ADS7807, \overline{CS} (pin 23) must be LOW and R/ \overline{C} (pin 22) must be HIGH. DATACLK must be HIGH for 20% to 70% of the total data clock period; the clock rate can be between DC and 10MHz. Serial data from conversion 'n' can be output on SDATA (pin 19) after conversion 'n' is completed or during conversion 'n + 1'.

An obvious way to simplify control of the converter is to tie $\overline{\text{CS}}$ LOW and use R/ $\overline{\text{C}}$ to initiate conversions.

While this is perfectly acceptable, there is a possible problem when using an external data clock. At an indeterminate point from 12µs after the start of conversion 'n' until $\overline{\text{BUSY}}$ rises, the internal logic will shift the results of conversion 'n' into the output register. If $\overline{\text{CS}}$ is LOW, R/ $\overline{\text{C}}$ HIGH, and the external clock is HIGH at this point, data will be lost. So, with $\overline{\text{CS}}$ LOW, either R/ $\overline{\text{C}}$ and/or DATACLK must be LOW during this period to avoid losing valid data.




FIGURE 4. Serial Data Timing Using Internal Data Clock (TAG tied LOW).




FIGURE 5. Conversion and Read Timing with External Clock (EXT/ $\overline{\text{INT}}$ Tied HIGH) Read after Conversion.




FIGURE 6. Conversion and Read Timing with External Clock (EXT/INT tied HIGH) Read During a Conversion.

EXTERNAL DATA CLOCK (After a Conversion)

After conversion 'n' is completed and the output registers have been updated, BUSY (pin 24) will go HIGH. With CS LOW and R/C HIGH, valid data from conversion 'n' will be output on SDATA (pin 19) synchronized to the external data clock input on DATACLK (pin 18). The MSB will be valid on the first falling edge and the second rising edge of the external data clock. The LSB will be valid on the 16th falling edge and 17th rising edge of the data clock. TAG (pin 20) will input a bit of data for every external clock pulse. The first bit input on TAG will be valid on SDATA on the 17th falling edge and the 18th rising edge of DATACLK; the second input bit will be valid on the 18th falling edge and the 19th rising edge. etc. With a continuous data clock, TAG data will be output on SDATA until the internal output registers are updated with the results from the next conversion. Refer to Table VI and Figure 5.

EXTERNAL DATA CLOCK (During a Conversion)

After conversion 'n' has been initiated, valid data from conversion 'n – 1' can be read and will be valid up to $12\mu s$ after the start of conversion 'n'. Do not attempt to clock out data from $12\mu s$ after the start of conversion 'n' until \overline{BUSY} (pin 24) rises; this will result in data loss. NOTE: For the best possible performance when using an external data clock, data should not be clocked out during a conversion. The switching noise of the asynchronous data clock can cause digital feedthrough degrading the converter's performance. Refer to Table V and Figure 6.

TAG FEATURE

TAG (pin 20) inputs serial data synchronized to the external or internal data clock.

When using an external data clock, the serial bit stream input on TAG will follow the LSB output on SDATA until the internal output register is updated with new conversion results. See Table V and Figures 5 and 6.

The logic level input on TAG for the first rising edge of the internal data clock will be valid on SDATA after all 16 bits of valid data have been output.

INPUT RANGES

The ADS7807 offers three input ranges: standard ±10V and 0V-5V, and a 0V-4V range for complete, single-supply systems. See Figures 7a and 7b for the necessary circuit connections for implementing each input range and optional offset and gain adjust circuitry. Offset and full-scale error⁽¹⁾ specifications are tested with the fixed resistors, see Figure 7b. Adjustments for offset and gain are described in the Calibration section of this data sheet.

The offset and gain are adjusted internally to allow external trimming with a single supply. The external resistors compensate for this adjustment and can be left out if the offset and gain will be corrected in software (refer to the Calibration section).

The input impedance, summarized in Table II, results from the combination of the internal resistor network (see the front page of this product data sheet) and the external resistors

NOTE: (1) Full-scale error includes offset and gain errors measured at both +FS and -FS.



used for each input range (see Figure 8). The input resistor divider network provides inherent over-voltage protection to at least ± 5.5 V for R2_{IN} and ± 12 V for R1_{IN}.

Analog inputs above or below the expected range will yield either positive full-scale or negative full-scale digital outputs, respectively. Wrapping or folding over for analog inputs outside the nominal range will not occur.

CALIBRATION

HARDWARE CALIBRATION

To calibrate the offset and gain of the ADS7807 in hardware, install the resistors shown in Figure 7a. Table VI lists the hardware trim ranges relative to the input for each input range.

SOFTWARE CALIBRATION

To calibrate the offset and gain in software, no external resistors are required. However, to get the data sheet specifications for offset and gain, the resistors shown in Figure 7b

INPUT RANGE	OFFSET ADJUST RANGE (mV)	GAIN ADJUST RANGE (mV)
±10V	±15	±60
0 to 5V	±4	±30
0 to 4V	±3	±30

TABLE VI. Offset and Gain Adjust Ranges for Hardware Calibration (see Figure 7a).

are necessary. See the No Calibration section for more details on the external resistors. Refer to Table VIII for the range of offset and gain errors with and without the external resistors.

NO CALIBRATION

Figure 7b shows circuit connections. Note that the actual voltage dropped across the external resistors is at least two orders of magnitude lower than the voltage dropped across the internal resistor divider network. This should be consid-




FIGURE 7a. Circuit Diagrams (With Hardware Trim).




FIGURE 7b. Circuit Diagrams (Without Hardware Trim).



ered when choosing the accuracy and drift specifications of the external resistors. In most applications, 1% metal-film resistors will be sufficient.

The external resistors, see Figure 7b, may not be necessary in some applications. These resistors provide compensation for an internal adjustment of the offset and gain which allows calibration with a single supply. Not using the external resistors will result in offset and gain errors in addition to those listed in the electrical characteristics section. Offset refers to the equivalent voltage of the digital output when converting with the input grounded. A positive gain error occurs when the equivalent output voltage of the digital output is larger than the analog input. Refer to Table VII for nominal ranges of gain and offset errors with and without the external resistors. Refer to Figure 8 for typical shifts in the transfer functions which occur when the external resistors are removed.

To further analyze the effects of removing any combination of the external resistors, consider Figure 9. The combination of the external and the internal resistors form a voltage divider which reduces the input signal to a 0.3125V to 2.8125V input range at the Capacitor Digital-to-Analog Converter (CDAC). The internal resistors are laser trimmed to high relative accuracy to meet full scale specifications. The actual input impedance of the internal resistor network looking into pin 1 or pin 3 however, is only accurate to $\pm 20\%$ due to process variations. This should be taken into account when determining the effects of removing the external resistors.

REFERENCE

The ADS7807 can operate with its internal 2.5V reference or an external reference. By applying an external reference to pin 5, the internal reference can be bypassed; REFD (pin 26)

		OFFSET ERROR		GAIN ERROR						
INPUT	WITH RESISTORS	WITHOUT RESIS	TORS	WITH RESISTORS	WITHOUT F	RESISTORS				
RANGE (V)	RANGE (mV)	RANGE (mV)	TYP (mV)	RANGE (% FS)	RANGE (% FS)	TYP				
±10	-10 ≤ BPZ ≤ 10	0 ≤ BPZ ≤ 35	15	$-0.4 \le G \le 0.4$ $0.15 \le G^{(1)} \le 0.15$	$-0.3 \le G \le 0.5$ $-0.1 \le G^{(1)} \le 0.2$	+0.05 +0.05				
0 to 5	-3 ≤ UPO ≤ 3	-12 ≤ UPO ≤ -3	-7.5	$-0.4 \le G \le 0.4$ $0.15 \le G^{(1)} \le 0.15$	$-1.0 \le G \le 0.1$ $-0.55 \le G^{(1)} \le -0.05$	-0.2 -0.2				
0 to 4 $ -3 \le UPO \le 3 \qquad -10.5 \le UPO \le -1.5 \qquad -6 \qquad -0.4 \le G \le 0.4 \qquad -1.0 \le G \le 0.1 \qquad -0.2 \\ -0.15 \le G^{(1)} \le 0.15 \qquad -0.55 \le G^{(1)} \le -0.05 \qquad -0.2 $										
NOTE: (1) Hi	NOTE: (1) High Grade.									

TABLE VII. Range of Offset and Gain Errors With and Without External Resistors.




FIGURE 8. Typical Transfer Functions With and Without External Resistors.




FIGURE 9. Circuit Diagrams Showing External and Internal Resistors.

tied HIGH will power-down the internal reference reducing the overall power consumption of the ADS7807 by approximately 5mW.

The internal reference has approximately an 8ppm/°C drift (typical) and accounts for approximately 20% of the full-scale error (FSE = $\pm 0.5\%$ for low grade, $\pm 0.25\%$ for high grade).

The ADS7807 also has an internal buffer for the reference voltage. Figure 10 shows characteristic impedances at the input and output of the buffer with all combinations of power-down and reference down.

REF

REF (pin 5) is an input for an external reference or the output for the internal 2.5V reference. A 2.2 μ F tantalum capacitor should be connected as close as possible to the REF pin from ground. This capacitor and the output resistance of REF create a low-pass filter to bandlimit noise on the reference. Using a smaller value capacitor will introduce more noise to the reference, degrading the SNR and SINAD. The REF pin should not be used to drive external AC or DC loads, as shown in Figure 10.

The range for the external reference is 2.3V to 2.7V and determines the actual LSB size. Increasing the reference voltage will increase the full-scale range and the LSB size of the converter which can improve the SNR.




FIGURE 10. Characteristic Impedances of Internal Buffer.

CAP

CAP (pin 4) is the output of the internal reference buffer. A $2.2\mu F$ tantalum capacitor should be placed as close as possible to the CAP pin from ground to provide optimum switching currents for the CDAC throughout the conversion



4 0 0 7 0 0

cycle. This capacitor also provides compensation for the output of the buffer. Using a capacitor any smaller than $1\mu F$ can cause the output buffer to oscillate and may not have sufficient charge for the CDAC. Capacitor values larger than $2.2\mu F$ will have little affect on improving performance. See Figures 10 and 11.




FIGURE 11. Power-Down to Power-Up Time vs Capacitor Value on CAP.

The output of the buffer is capable of driving up to 1mA of current to a DC load. Using an external buffer will allow the internal reference to be used for larger DC loads and AC loads. Do not attempt to directly drive an AC load with the output voltage on CAP. This will cause performance degradation of the converter.

REFERENCE AND POWER-DOWN

The ADS7807 has analog power-down and reference power down capabilities via PWRD (pin 25) and REFD (pin 26), respectively. PWRD and REFD HIGH will power-down all analog circuitry maintaining data from the previous conversion in the internal registers, provided that the data has not already been shifted out through the serial port. Typical power consumption in this mode is $50\mu W$. Power recovery is typically 1ms, using a $2.2\mu F$ capacitor connected to CAP. Figure 11 shows power-down to power-up recovery time relative to the capacitor value on CAP. With +5V applied to V_{DIG} , the digital circuitry of the ADS7807 remains active at all times, regardless of PWRD and REFD states.

PWRD

PWRD HIGH will power-down all of the analog circuitry except for the reference. Data from the previous conversion will be maintained in the internal registers and can still be read. With PWRD HIGH, a convert command yields meaningless data.

REFD

REFD HIGH will power-down the internal 2.5V reference. All other analog circuitry, including the reference buffer, will be active. REFD should be HIGH when using an external reference to minimize power consumption and the loading effects on the external reference. See Figure 10 for the characteristic impedance of the reference buffer's input for both REFD HIGH and LOW. The internal reference consumes approximately 5mW.

LAYOUT

POWER

For optimum performance, tie the analog and digital power pins to the same +5V power supply and tie the analog and digital grounds together. As noted in the electrical characteristics, the ADS7807 uses 90% of its power for the analog circuitry. The ADS7807 should be considered as an analog component.

The +5V power for the A/D converter should be separate from the +5V used for the system's digital logic. Connecting V_{DIG} (pin 28) directly to a digital supply can reduce converter performance due to switching noise from the digital logic. For best performance, the +5V supply can be produced from whatever analog supply is used for the rest of the analog signal conditioning. If +12V or +15V supplies are present, a simple +5V regulator can be used. Although it is not suggested, if the digital supply must be used to power the converter, be sure to properly filter the supply. Either using a filtered digital supply or a regulated analog supply, both V_{DIG} and V_{ANA} should be tied to the same +5V source.

GROUNDING

Three ground pins are present on the ADS7807. D_{GND} is the digital supply ground. A_{GND2} is the analog supply ground. A_{GND1} is the ground to which all analog signals internal to the A/D converter are referenced. A_{GND1} is more susceptible to current induced voltage drops and must have the path of least resistance back to the power supply.

All the ground pins of the A/D converter should be tied to an analog ground plane, separated from the system's digital logic ground, to achieve optimum performance. Both analog and digital ground planes should be tied to the "system" ground as near to the power supplies as possible. This helps to prevent dynamic digital ground currents from modulating the analog ground through a common impedance to power ground.

SIGNAL CONDITIONING

The FET switches used for the sample hold on many CMOS A/D converters release a significant amount of charge injection which can cause the driving op amp to oscillate. The



amount of charge injection due to the sampling FET switch on the ADS7807 is approximately 5% to 10% of the amount on similar A/D converters with the charge redistribution Digital-to-Analog Converter (DAC) CDAC architecture. There is also a resistive front end which attenuates any charge which is released. The end result is a minimal requirement for the drive capability on the signal conditioning preceding the A/D converter. Any op amp sufficient for the signal in an application will be sufficient to drive the ADS7807.

The resistive front end of the ADS7807 also provides a specified ± 25 V over-voltage protection. In most cases, this eliminates the need for external over-voltage protection circuitry.

INTERMEDIATE LATCHES

The ADS7807 does have tri-state outputs for the parallel port, but intermediate latches should be used if the bus will be active during conversions. If the bus is not active during conversion, the tri-state outputs can be used to isolate the A/D converter from other peripherals on the same bus.

Intermediate latches are beneficial on any monolithic A/D converter. The ADS7807 has an internal LSB size of $38\mu V$. Transients from fast switching signals on the parallel port, even when the A/D converter is tri-stated, can be coupled through the substrate to the analog circuitry causing degradation of converter performance.

APPLICATIONS INFORMATION

TRANSITION NOISE

Apply a DC input to the ADS7807 and initiate 1000 conversions. The digital output of the converter will vary in output codes due to the internal noise of the ADS7807. This is true for all 16-bit SAR converters. The transition noise specification found in the electrical characteristics section is a statistical figure which represents the one sigma limit or rms value of these output codes.

Using a histogram to plot the output codes, the distribution should appear bell-shaped with the peak of the bell curve representing the nominal output code for the input voltage value. The $\pm 1\sigma$, $\pm 2\sigma$, and $\pm 3\sigma$ distributions will represent 68.3%, 95.5%, and 99.7% of all codes. Multiplying TN by 6 will yield the $\pm 3\sigma$ distribution or 99.7% of all codes. Statistically, up to 3 codes could fall outside the 5 code distribution when executing 1000 conversions. The ADS7807 has a TN of 0.8LSBs which yields 5 output codes for a $\pm 3\sigma$ distribution. Figures 12 and 13 show 1000 and 10000 conversion histogram results.

AVERAGING

The noise of the converter can be compensated by averaging the digital codes. By averaging conversion results, transition noise will be reduced by a factor of $1/\sqrt{\text{Hz}}$ where n is




FIGURE 12. Histogram of 1000 Conversions with Input Grounded.




FIGURE 13. Histogram of 10000 Conversions with Input Grounded.

the number of averages. For example, averaging four conversion results will reduce the TN by 1/2 to 0.4LSBs. Averaging should only be used for input signals with frequencies near DC.

For AC signals, a digital filter can be used to low-pass filter and decimate the output codes. This works in a similar manner to averaging: for every decimation by 2, the signalto-noise ratio will improve 3dB.



QSPI™ INTERFACING

Figure 14 shows a simple interface between the ADS7807 and any QSPI equipped microcontroller. This interface assumes that the convert pulse does not originate from the microcontroller and that the ADS7807 is the only serial peripheral.

Before enabling the QSPI interface, the microcontroller must be configured to monitor the slave select line. When a transition from LOW to HIGH occurs on Slave Select (\overline{SS}) from \overline{BUSY} (indicating the end of the current conversion), the port can be enabled. If this is not done, the microcontroller and the A/D converter may be "out-of-sync".




FIGURE 14. QSPI Interface to the ADS7807.

Figure 15 shows another interface between the ADS7807 and a QSPI equipped microcontroller which allows the microcontroller to give the convert pulses while also allowing multiple peripherals to be connected to the serial bus. This interface and the following discussion assume a master clock for the QSPI interface of 16.78MHz. Notice that the serial data input of the microcontroller is tied to the MSB (D7) of the ADS7807 instead of the serial output (SDATA). Using D7 instead of the serial port offers tri-state capability which allows other peripherals to be connected to the MISO pin. When communication is desired with those peripherals, PCS0 and PCS1 should be left HIGH; that will keep D7 tri-stated. In this configuration, the QSPI interface is actually set to do two different serial transfers. The first, an 8-bit transfer, causes PCS0 (R/ \overline{C}) and PCS1 (\overline{CS}) to go LOW, starting a conversion. The second, a 16-bit transfer, causes only PCS1 (CS) to go LOW. This is when the valid data will be transferred.

QSPI is a registered trademark of Motorola.




FIGURE 15. QSPI Interface to the ADS7807. Processor Initiates Conversions.

For both transfers, the DT register (delay after transfer) is used to cause a 19μ s delay. The interface is also set up to wrap to the beginning of the queue. In this manner, the QSPI is a state machine which generates the appropriate timing for the ADS7807. This timing is thus locked to the crystal-based timing of the microcontroller and not interrupt driven. So, this interface is appropriate for both AC and DC measurements.

For the fastest conversion rate, the baud rate should be set to 2 (4.19MHz SCK), DT set to 10, the first serial transfer set to 8 bits, the second set to 16 bits, and DSCK disabled (in the command control byte). This will allow for a 23kHz maximum conversion rate. For slower rates, DT should be increased. Do not slow SCK as this may increase the chance of affecting the conversion results or accidently initiating a second conversion during the first 8-bit transfer.

In addition, CPOL and CPHA should be set to zero (SCK normally LOW and data captured on the rising edge). The command control byte for the 8-bit transfer should be set to $20_{\rm H}$ and for the 16-bit transfer to $61_{\rm H}$.

SPI™ INTERFACE

The SPI interface is generally only capable of 8-bit data transfers. For some microcontrollers with SPI interfaces, it might be possible to receive data in a similar manner as shown for the QSPI interface in Figure 14. The microcontroller will need to fetch the 8 most significant bits before the contents are overwritten by the least significant bits.

A modified version of the QSPI interface shown in Figure 15 might be possible. For most microcontrollers with SPI interface, the automatic generation of the start-of-conversion pulse will be impossible and will have to be done with software. This will limit the interface to 'DC' applications due to the insufficient jitter performance of the convert pulse itself.

SPI is a registered trademark of Motorola.



DSP56000 INTERFACING

The DSP56000 serial interface has SPI compatibility mode with some enhancements. Figure 16 shows an interface between the ADS7807 and the DSP56000 which is very




FIGURE 16. DSP56000 Interface to the ADS7807.

similar to the QSPI interface seen in Figure 14. As mentioned in the QSPI section, the DSP56000 must be programmed to enable the interface when a LOW to HIGH transition on SC1 is observed (BUSY going HIGH at the end of conversion).

The DSP56000 can also provide the convert pulse by including a monostable multi-vibrator, as seen in Figure 17. The receive and transmit sections of the interface are decoupled (asynchronous mode) and the transmit section is set to generate a word length frame sync every other transmit frame (frame rate divider set to 2). The prescale modulus should be set to 3.

The monostable multi-vibrator in this circuit will provide varying pulse widths for the convert pulse. The pulse width will be determined by the external R and C values used with the multi-vibrator. The 74HCT123N data sheet shows that the pulse width is (0.7) RC. Choosing a pulse width as close to the minimum value specified in this data sheet will offer the best performance. See the Starting A Conversion section of this data sheet for details on the conversion pulse width.

The maximum conversion rate for a 20.48MHz DSP56000 is exactly 40kHz. Note that this will not be the case for the ADS7806. See the ADS7806 data sheet (SBAS021A) for more information.




FIGURE 17. DSP56000 Interface to the ADS7807. Processor Initiates Conversions.



PACKAGE OPTION ADDENDUM

3-Oct-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
ADS7807P	ACTIVE	PDIP	NT	28	13	TBD	CU SNPB	Level-NA-NA-NA
ADS7807PB	ACTIVE	PDIP	NT	28	13	TBD	CU SNPB	Level-NA-NA-NA
ADS7807U	ACTIVE	SOIC	DW	28	28	TBD	CU NIPDAU	Level-3-220C-168 HR
ADS7807U/1K	ACTIVE	SOIC	DW	28	1000	TBD	CU NIPDAU	Level-3-220C-168 HR
ADS7807U/1KE4	ACTIVE	SOIC	DW	28	1000	Pb-Free (RoHS)	CU NIPDAU	Level-3-260C-168 HR
ADS7807UB	ACTIVE	SOIC	DW	28	28	TBD	CU NIPDAU	Level-3-220C-168 HR
ADS7807UB/1K	ACTIVE	SOIC	DW	28	1000	TBD	CU NIPDAU	Level-3-220C-168 HR
ADS7807UB/1KE4	ACTIVE	SOIC	DW	28	1000	Pb-Free (RoHS)	CU NIPDAU	Level-3-260C-168 HR
ADS7807UBE4	ACTIVE	SOIC	DW	28	28	Pb-Free (RoHS)	CU NIPDAU	Level-3-260C-168 HR
ADS7807UE4	ACTIVE	SOIC	DW	28	28	Pb-Free (RoHS)	CU NIPDAU	Level-3-260C-168 HR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

NT (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

DW (R-PDSO-G28)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AE.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265