

SPECIFICATIONS

ELECTRICAL

At $T_A = -40^{\circ}C$ to +85°C, $f_S = 40$ kHz, $V_{S1} = V_{S2} = V_S = +5V \pm 5\%$, using external reference, CONTC = 0V, unless otherwise specified.

			ADS7825P,	U	AI	DS7825PB,	UB	
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
RESOLUTION				16			*(1)	Bits
ANALOG INPUT Voltage Range Impedance Capacitance	Channel On or Off		±10V 45.7 35			* * *		V kΩ pF
THROUGHPUT SPEED Conversion Time Acquisition Time Multiplexer Settling Time Complete Cycle (Acquire and Convert) Complete Cycle (Acquire and Convert) Throughput Rate	Includes Acquisition CONTC = +5V	40	20 5 5	25 40	*	* * *	* *	μs μs μs μs μs kHz
DC ACCURACY Integral Linearity Error No Missing Codes Transition Noise ⁽³⁾ Full Scale Error ⁽⁴⁾ Full Scale Error Drift Full Scale Error Drift Bipolar Zero Error Bipolar Zero Error Drift Channel-to-Channel Mismatch Power Supply Sensitivity	Internal Reference Internal Reference +4.75 < V _S < +5.25	15	0.8 ±7 ±2 ±2	±3 ±0.5 ±0.5 ±10 ±0.1 ±8	16	* ±5 *	±2 ±0.25 ±0.25 * ±0.1 *	LSB ⁽²⁾ LSB % ppm/°C % ppm/°C mV ppm/°C % LSB
AC ACCURACY Spurious-Free Dynamic Range ⁽⁵⁾ Total Harmonic Distortion Signal-to-(Noise+Distortion) Signal-to-Noise Channel Separation ⁽⁶⁾ –3dB Bandwidth Useable Bandwidth ⁽⁷⁾	$\begin{array}{l} f_{IN}=1kHz\\ f_{IN}=1kHz\\ f_{IN}=1kHz\\ f_{IN}=1kHz\\ f_{IN}=1kHz\\ f_{IN}=1kHz \end{array}$	90 83 83 100	120 2 90	-90	* 86 86 *	* *	*	dB dB dB dB dB MHz kHz
SAMPLING DYNAMICS Aperture Delay Transient Response ⁽⁸⁾ Overvoltage Recovery ⁽⁹⁾	FS Step		40 5 1			* * *		ns µs µs
REFERENCE Internal Reference Voltage Internal Reference Source Current (Must use external buffer)		2.48	2.5 1	2.52	*	* *	*	V μA
External Reference Voltage Range for Specified Linearity External Reference Current Drain	V _{REF} = +2.5V	2.3	2.5	2.7 100	*	*	*	ν μΑ
DIGITAL INPUTS Logic Levels V _{IL} V _{IH} I _{IL} I _{IH}		-0.3 +2.4		+0.8 V _S +0.3V ±10 ±10	* *		* * * *	V V μΑ μΑ
DIGITAL OUTPUTS Data Format Data Coding V _{OL} V _{OH} Leakage Current Output Capacitance	I_{SINK} = 1.6mA I_{SOURCE} = 500 μ A High-Z State, V _{OUT} = 0V to V _S High-Z State		in two bytes Two's Com	,	*	* *	* * *	V V μA pF

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



SPECIFICATIONS (CONT)

ELECTRICAL

At $T_A = -40^{\circ}$ C to +85°C, $f_S = 40$ kHz, $V_{S1} = V_{S2} = V_S = +5V \pm 5\%$, using external reference, CONTC = 0V, unless otherwise specified.

			ADS7825P,	U	А	DS7825PB,	UB	
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	TYP	МАХ	UNITS
DIGITAL TIMING								
Bus Access Time	$PAR/\overline{SER} = +5V$			83			*	ns
Bus Relinquish Time	$PAR/\overline{SER} = +5V$			83			*	ns
Data Clock	$PAR/\overline{SER} = 0V$							
Internal Clock (Output only when	EXT/INT LOW	0.5		1.5	*		*	MHz
transmitting data) External Clock	EXT/INT HIGH	0.1		10	*		*	MHz
		0.1		10	~		~	IVII 12
POWER SUPPLIES			_					
$V_{S1} = V_{S2} = V_S$		+4.75	+5	+5.25	*	*	*	V
Power Dissipation	$f_{S} = 40 \text{kHz}$			50			*	mW
	PWRD HIGH		50			*		μW
TEMPERATURE RANGE								
Specified Performance		-40		+85	*		*	°C
Storage		-65		+150	*		*	°C
Thermal Resistance (θ_{JA})								
Plastic DIP			75			*		°C/W
SOIC			75			*		°C/W

NOTES: (1) An asterik (*) specifies same value as grade to the left. (2) LSB means Least Significant Bit. For the 16-bit, ±10V input ADS7825, one LSB is 305µV. (3) Typical rms noise at worst case transitions and temperatures. (4) Full scale error is the worst case of -Full Scale or +Full Scale untrimmed deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error. (5) All specifications in dB are referred to a full-scale ±10V input. (6) A full scale sinewave input on one channel will be attenuated by this amount on the other channels. (7) Useable Bandwidth defined as Full-Scale input frequency at which Signal-to-(Noise+Distortion) degrades to 60dB, or 10 bits of accuracy. (8) The ADS7825 will accurately acquire any input step if given a full acquisition period after the step. (9) Recovers to specified performance after 2 x FS input overvoltage, and normal acquisitions can begin.

PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	TEMPERATURE RANGE	MAXIMUM INTEGRAL LINEARITY ERROR (LSB)	MINIMUM SIGNAL- TO-(NOISE + DISTORTION) RATIO (dB)
ADS7825P	Plastic Dip	246	–40°C to +85°C	±3	83
ADS7825PB	Plastic Dip	246	-40°C to +85°C	±2	86
ADS7825U	SOIC	217	–40°C to +85°C	±3	83
ADS7825UB	SOIC	217	–40°C to +85°C	±2	86

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ABSOLUTE MAXIMUM RATINGS

Analog Inputs: AIN ₀ , AIN ₁ , AIN ₂ , AIN ₃	±15V
REF	(AGND2 –0.3V) to (V _S + 0.3V)
CAP	Indefinite Short to AGND2,
	Momentary Short to V _S
V _{S1} and V _{S2} to AGND2	7V
V _{S1} to V _{S2}	±0.3V
Difference between AGND1, AGND2 a	and DGND ±0.3V
Digital Inputs and Outputs	–0.3V to (V _S + 0.3V)
Maximum Junction Temperature	150°C
Internal Power Dissipation	
Lead Temperature (soldering, 10s)	
Maximum Input Current to Any Pin	

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PIN CONFIGURATION

TOP VIEW			DIP/SOIC
	AGND1 1	\bigcirc	
	AGND1 1 AIN ₀ 2		28 V _{S1} 27 V _{S2}
	AIN_0 2 AIN_1 3		26 PWRD
	AIN ₂ 4		25 CONTC
	AIN ₃ 5		24 BUSY
	CAP 6		23 CS
	REF 7	ADS7825	22 R/C
	AGND2 8		21 BYTE
TRI-STATE	D7 9		20 PAR/SER
TRI-STATE	D6 10		19 A0
TRI-STATE EXT/INT	D5 11		18 A1 17 D0 TAG
SYNC	D4 12		16 D1 SDATA
	DGND 14		15 D2 DATACLK
			<u>}</u> '





PIN ASSIGNMENTS


PIN # NAME VO DESCRIPTION 1 AGND1 Analog Ground. Used internally as ground reference point. 2 AIN0 Analog Input Channel 0. Full-scale input range is ±10V. 3 AIN1 Analog Input Channel 1. Full-scale input range is ±10V. 4 AIN2 Analog Input Channel 1. Full-scale input range is ±10V. 6 CAP Internal Reference Output Buffer. 22, Full-Fantalum to ground. 7 REF Reference Input/Output. Outputs +2.5V nominal. If used externally, must be buffered to maintain ADS78 Can also be driven by external system reference. In both cases, bypass to ground with a 2.2µF Tantalu Analog Ground. 8 AGND2 9 D7 O Parallel Data Bit 5 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 11 D5 O Parallel Data Bit 5 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 12 D4 I/O Parallel Data Bit 3 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 13 D3 O Parallel Data Bit 3 if PAR/SER HIGH; SER LOW. See Table I. 14 DGND Digital Ground. Parallel Data Bit 1 if PAR/SER HIGH; if PAR/SER LOW. See Table I. 14 DGND Digital Grou	
2 AIN0 Analog Input Channel 0. Full-scale input range is ±10V. 3 AIN1 Analog Input Channel 1. Full-scale input range is ±10V. 4 AIN2 Analog Input Channel 2. Full-scale input range is ±10V. 5 AIN3 Analog Input Channel 2. Full-scale input range is ±10V. 6 CAP Internal Reference Output Buffer. 2.2µF Tantalum to ground. 7 REF Reference Input/Output. Outputs +2.5V nominal. If used externally, must be buffered to maintain ADS78 Can also be driven by external system reference. In both cases, bypass to ground with a 2.2µF Tantaluu 9 D7 O Parallel Data Bit 6 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 10 D6 O Parallel Data Bit 5 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 11 D5 O Parallel Data Bit 5 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 12 D4 I/O Parallel Data Bit 3 if PAR/SER HIGH; SYNC output if PAR/SER LOW. See Table I. 13 D3 O Parallel Data Bit 2 if PAR/SER HIGH; SYNC output if PAR/SER LOW. See Table I. 14 DGND Digital Ground. Parallel Data Bit 1 if PAR/SER HIGH; SYNC output if PAR/SER LOW. See Table I. 15 D2 I/O Parallel Data Bit 1 if PAR/SER HIGH; SYNC outp	
3 AIN, Analog Input Channel 1. Full-scale input range is ±10V. 4 AIN ₂ Analog Input Channel 2. Full-scale input range is ±10V. 5 AIN ₃ Analog Input Channel 3. Full-scale input range is ±10V. 6 CAP Internal Reference Output Buffer. 2.2µF Tantalum to ground. 7 REF Reference Input/Output. Outputs +2.5V nominal. If used externally, must be buffered to maintain ADS78. 8 AGND2 Analog Ground. Parallel Data Bit 7 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 10 D6 O Parallel Data Bit 5 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 11 D5 O Parallel Data Bit 5 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 12 D4 I/O Parallel Data Bit 3 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 13 D3 O Parallel Data Bit 3 if PAR/SER HIGH; STNC output if PAR/SER LOW. See Table I. 14 DGND Digital Ground. Parallel Data Bit 3 if PAR/SER HIGH; Tri-State if PAR/SER LOW. See Table I. 17 D0 I/O Parallel Data Bit 3 if PAR/SER HIGH; Tri-State if PAR/SER LOW. See Table I. 18 A1 I/O Parallel Data Bit 3 if PAR/SER HIGH; TAG data input if PAR/SER LOW. See Table I. <td></td>	
4 AlN2 Analog Input Channel 2. Full-scale input range is ±10V. 5 AlN3 Analog Input Channel 3. Full-scale input range is ±10V. 6 CAP Internal Reference Output Buffer. 2.2µF Tantalum to ground. 7 REF Reference Input/Output. Outputs 42.5V nominal. If used externally, must be buffered to maintain ADS78. Can also be driven by external system reference. In both cases, bypass to ground with a 2.2µF Tantaluu 8 AGND2 Analog Ground. 9 D7 O Parallel Data Bit 7 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 10 D6 O Parallel Data Bit 5 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 11 D5 O Parallel Data Bit 3 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 12 D4 I/O Parallel Data Bit 3 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 13 D3 O Parallel Data Bit 3 if PAR/SER HIGH; SYNC output if PAR/SER LOW. See Table I. 14 DGND Digital Ground. Parallel Data Bit 2 if PAR/SER HIGH; SDATA serial data output if PAR/SER LOW. See Table I. 16 D1 O Parallel Data Bit 1 if PAR/SER HIGH; TAG data input if PAR/SER LOW. See Table I. 17 D0 I/O Parallel Data Bit 0 if PAR/SER HI	
5 AIN ₃ Analog input Channel 3. Full-scale input range is ±10V. 6 CAP Internal Reference Output Buffer. 2.2µF Tantalum to ground. 7 REF Reference Input/Output. Outputs +2.5V nominal. If used externally, must be buffered to maintain ADS78. 8 AGND2 Analog Ground. Parallel Data Bit 7 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 9 D7 O Parallel Data Bit 6 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 11 D5 O Parallel Data Bit 5 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 12 D4 I/O Parallel Data Bit 4 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 13 D3 O Parallel Data Bit 3 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 14 DGND Digital Ground. Digital Ground. 15 D2 I/O Parallel Data Bit 3 if PAR/SER HIGH; if PAR/SER LOW. See Table I. 16 D1 O Parallel Data Bit 1 if PAR/SER HIGH; if PAR/SER LOW. See Table I. 16 D1 O Parallel Data Bit 1 if PAR/SER HIGH; if PAR/SER LOW. See Table I. 17 D0 I/O Parallel Data Bit 1 if PAR/SER HIGH; SDATA serial data output if PAR/SER LOW. See Table I.	
6 CAP Internal Reference Output Buffer. 2.2µF Tantalum to ground. 7 REF Reference Input/Output. Outputs +2.5V nominal. If used externally, must be buffered to maintain ADS78. Can also be driven by external system reference. In both cases, bypass to ground with a 2.2µF Tantaluu Analog Ground. 9 D7 O Parallel Data Bit 7 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 10 D6 O Parallel Data Bit 5 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 11 D5 O Parallel Data Bit 5 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 12 D4 I/O Parallel Data Bit 3 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 13 D3 O Parallel Data Bit 3 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 14 DGND Digital Ground. Digital Ground. 15 D2 I/O Parallel Data Bit 2 if PAR/SER HIGH; STNC output if PAR/SER LOW. See Table I. 16 D1 O Parallel Data Bit 1 if PAR/SER HIGH; STNC output if PAR/SER LOW. See Table I. 17 D0 I/O Parallel Data Bit 1 if PAR/SER HIGH; SDATA serial data output if PAR/SER LOW. See Table I. 18 A1 I/O Parallel Data Bit 1 if PAR/SER HIGH; SDATA serial data output if PAR/SER LOW. See Table I. </td <td></td>	
7 REF Reference Input/Output. Outputs +2.5V nominal. If used externally, must be buffered to maintain ADS78. Can also be driven by external system reference. In both cases, bypass to ground with a 2.2µF Tantalu Analog Ground. 8 AGND2 Analog Ground. 9 D7 O 9 D4 I/O 9 D3 O 9 D3 O 9 </td <td></td>	
8 AGND2 Can also be driven by external system reference. In both cases, bypass to ground with a 2.2µF Tantalu 8 AGND2 Parallel Data Bit 7 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 10 D6 O Parallel Data Bit 5 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 11 D5 O Parallel Data Bit 5 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 12 D4 I/O Parallel Data Bit 4 if PAR/SER HIGH; Tri-state if PAR/SER LOW. a LOW level input here will transmit serial data using clock input on DATACLK (D2). See Table I. 13 D3 O Parallel Data Bit 3 if PAR/SER HIGH; Tri-State If PAR/SER LOW. See Table I. 14 DGND Digital Ground. Digital Ground. 15 D2 I/O Parallel Data Bit 2 if PAR/SER HIGH; TAC output if PAR/SER LOW. See Table I. 16 D1 O Parallel Data Bit 2 if PAR/SER HIGH; SDATA serial data output if PAR/SER LOW. See Table I. 17 D0 I/O Parallel Data Bit 1 if PAR/SER HIGH; Tri-State if CONTC HIGH. See Table I. 18 A1 I/O Channel Address. Input if CONTC LOW, output if CONTC HIGH. See Table I. 19 A0 I/O Channel Address. Input if CONTC LOW, output if CONTC HIGH. See Table I. 20 <td></td>	
9 D7 0 Parallel Data Bit 7 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 10 D6 0 Parallel Data Bit 6 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 11 D5 0 Parallel Data Bit 5 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 12 D4 I/O Parallel Data Bit 4 if PAR/SER HIGH; Tri-state if PAR/SER LOW. a LOW level input here will transmit serial data the previous conversion using the internal serial clock, a HIGH input here will transmit serial data using clock input on DATACLK (D2). See Table I. 13 D3 0 Parallel Data Bit 3 if PAR/SER HIGH; fri PAR/SER LOW, a LOW level input here will transmit serial data using clock input on DATACLK (D2). See Table I. 14 DGND Digital Ground. Digital Ground. 15 D2 I/O Parallel Data Bit 2 if PAR/SER HIGH; fr PAR/SER LOW, this will output the internal serial clock if EXT/IT will be an input for an external serial clock if EXT/IT (D4) is HIGH. See Table I. 16 D1 0 Parallel Data Bit 0 if PAR/SER HIGH; TAG data input if CONTC HIGH. See Table I. 17 D0 I/O Parallel Data Bit 0 if PAR/SER HIGH; TAG data input if CONTC HIGH. See Table I. 18 A1 I/O Channel Address. Input if CONTC LOW, output if CONTC HIGH. See Table I. 20 PAR/SER I <td></td>	
10 D6 O Parallel Data Bit 6 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 11 D5 O Parallel Data Bit 5 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 12 D4 I/O Parallel Data Bit 4 if PAR/SER HIGH; Tri-state if PAR/SER LOW. a LOW level input here will transmit serial data the previous conversion using the internal serial clock; a HIGH input here will transmit serial data using clock input on DATACLK (D2). See Table I. 13 D3 O Parallel Data Bit 3 if PAR/SER HIGH; if PAR/SER LOW. See Table I. 14 DGND Digital Ground. Digital Ground. 15 D2 I/O Parallel Data Bit 2 if PAR/SER HIGH; if PAR/SER LOW, this will output the internal serial clock if EXT/INT (D4) is HIGH. See Table I. 16 D1 O Parallel Data Bit 1 if PAR/SER HIGH; TO Couput if CONTC HIGH. See Table I. 17 D0 I/O Parallel Data Bit 0 if PAR/SER HIGH; TO CONTOC LOW, output if CONTC HIGH. See Table I. 18 A1 I/O Parallel Data Bit 0 if PAR/SER HIGH; TO CONTOC LOW, output if CONTC HIGH. See Table I. 20 PAR/SER I Select Parallel or Serial Output. If HIGH, parallel data will be output on D0 thru D7. If LOW, serial data otput if CONTC HIGH. See Table I. 21 BYTE I Byte Select. Only used with parallel data,	
11 D5 O Parallel Data Bit 5 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I. 12 D4 I/O Parallel Data Bit 4 if PAR/SER HIGH; Tri-state if PAR/SER LOW. a LOW level input here will transmit serial data the previous conversion using the internal serial clock; a HIGH input here will transmit serial data using clock input on DATACLK (D2). See Table I. 13 D3 O Parallel Data Bit 3 if PAR/SER HIGH; SYNC output if PAR/SER LOW. See Table I. 14 DGND Digital Ground. Parallel Data Bit 2 if PAR/SER HIGH; SYNC output if PAR/SER LOW. See Table I. 16 D1 O Parallel Data Bit 1 if PAR/SER HIGH; SDATA serial data output the internal serial clock if EXT/INT (D4) is HIGH. See Table I. 17 D0 I/O Parallel Data Bit 0 if PAR/SER HIGH; TAG data input if PAR/SER LOW. See Table I. 18 A1 I/O Parallel Data Bit 0 if PAR/SER HIGH; TAG data input if PAR/SER LOW. See Table I. 19 A0 I/O Channel Address. Input if CONTC LOW, output if CONTC HIGH. See Table I. 20 PAR/SER I Select Parallel or Serial Output. If HIGH, parallel data will be output on D0 thru D7. If LOW, serial data of SDATA. See Table I and Figure 1. 21 BYTE I Byte Select. Only used with parallel data, when PAR/SER HIGH. Determines which byte is available on Changing BYTE with C5 LOW, and R/C HIGH will cause t	
12 D4 I/O Parallel Data Bit 4 if PAR/SER HIGH; if PAR/SER LOW, a LOW level input here will transmit serial data the previous conversion using the internal serial clock; a HIGH input here will transmit serial data using clock input on DATACLK (D2). See Table I. 13 D3 O Parallel Data Bit 3 if PAR/SER HIGH; SYNC output if PAR/SER LOW. See Table I. 14 DGND Digital Ground. Digital Ground. 15 D2 I/O Parallel Data Bit 2 if PAR/SER HIGH; SYNC output if PAR/SER LOW. See Table I. 16 D1 O Parallel Data Bit 1 if PAR/SER HIGH; SDATA serial data output if PAR/SER LOW. See Table I. 17 D0 I/O Parallel Data Bit 0 if PAR/SER HIGH; TAG data input if PAR/SER LOW. See Table I. 18 A1 I/O Parallel Data Bit 0 if PAR/SER HIGH; TAG data input if CONTC HIGH. See Table I. 19 A0 I/O Channel Address. Input if CONTC LOW, output if CONTC HIGH. See Table I. 20 PAR/SER I Select Parallel or Serial Output. If HIGH, parallel data will be output on D0 thru D7. If LOW, serial data SDATA. See Table I and Figure 1. 21 BYTE I Byte Select. Only used with parallel data, when PAR/SER HIGH. Determines which byte is available on Changing BYTE with CS LOW, an failing edge on R/C puts the internal sample/hold into the hold sta conversion. With CS LOW, a rising edge on R/C puts the intern	
13 D3 O Parallel Data Bit 3 if PAR/SER HIGH; SYNC output if PAR/SER LOW. See Table I. 14 DGND Digital Ground. Digital Ground. 15 D2 I/O Parallel Data Bit 2 if PAR/SER HIGH; if PAR/SER LOW, this will output the internal serial clock if EXT/IN 16 D1 O Parallel Data Bit 1 if PAR/SER HIGH; SDATA serial data output if PAR/SER LOW. See Table I. 17 D0 I/O Parallel Data Bit 1 if PAR/SER HIGH; TAG data input if PAR/SER LOW. See Table I. 18 A1 I/O Parallel Data Bit 0 if PAR/SER HIGH; TAG data input if PAR/SER LOW. See Table I. 19 A0 I/O Parallel Data Bit 0 if PAR/SER HIGH; TAG data input if PAR/SER LOW. See Table I. 20 PAR/SER I Channel Address. Input if CONTC LOW, output if CONTC HIGH. See Table I. 21 BYTE I Byte Select. Only used with parallel data, when PAR/SER HIGH. Determines which byte is available on Changing BYTE with CS LOW and R/C HIGH will cause the data bus to change accordingly. LOW select HIGH selects the 8 LSBs. See Figures 2 and 3 22 R/C I Read/Convert Input. With CS LOW, a rising edge on R/C puts the internal sample/hold into the hold stat conversion. With R/S ER LOW and EXT/INT HIGH. 23 CS I Chip Select. Intermally OR'd with R/C. With CONTC LOW and R/C L	
14 DGND Digital Ground. 15 D2 I/O Parallel Data Bit 2 if PAR/SER HIGH; if PAR/SER LOW, this will output the internal serial clock if EXT/IT 16 D1 O Parallel Data Bit 1 if PAR/SER HIGH; SDATA serial data output if PAR/SER LOW. See Table I. 17 D0 I/O Parallel Data Bit 0 if PAR/SER HIGH; SDATA serial data output if PAR/SER LOW. See Table I. 18 A1 I/O Channel Address. Input if CONTC LOW, output if CONTC HIGH. See Table I. 19 A0 I/O Channel Address. Input if CONTC LOW, output if CONTC HIGH. See Table I. 20 PAR/SER I Select Parallel or Serial Output. If HIGH, parallel data will be output on D0 thru D7. If LOW, serial data or SDATA. See Table I and Figure 1. 21 BYTE I Byte Select. Only used with parallel data, when PAR/SER HIGH. Determines which byte is available on Changing BYTE with CS LOW and R/C HIGH will cause the data bus to change accordingly. LOW select HIGH selects the 8 LSBs. See Figures 2 and 3 22 R/C I Read/Convert Input. With CS LOW, a falling edge on R/C puts the internal sample/hold into the hold sta conversion. With CS LOW, arising edge on R/C enables the output data bits if PAR/SER HIGH, or start of serial data if PAR/SER LOW and EXT/INT HIGH. 23 CS I Chip Select. Internally OR'd with R/C. With CONTC LOW and R/C LOW, a falling edge on CS will i	
15 D2 I/O Parallel Data Bit 2 if PAR/SER HIGH; if PAR/SER LOW, this will output the internal serial clock if EXT/IT 16 D1 O Parallel Data Bit 1 if PAR/SER HIGH; SDATA serial data output if PAR/SER LOW. See Table I. 17 D0 I/O Parallel Data Bit 0 if PAR/SER HIGH; SDATA serial data output if PAR/SER LOW. See Table I. 18 A1 I/O Parallel Data Bit 0 if PAR/SER HIGH; TAG data input if PAR/SER LOW. See Table I. 19 A0 I/O Channel Address. Input if CONTC LOW, output if CONTC HIGH. See Table I. 20 PAR/SER I Select Parallel or Serial Output. If HIGH, parallel data will be output on D0 thru D7. If LOW, serial data or SDATA. See Table I and Figure 1. 21 BYTE I Byte Select. Only used with parallel data, when PAR/SER HIGH. Determines which byte is available on Changing BYTE with CS LOW and R/C HIGH will cause the data bus to change accordingly. LOW select HIGH selects the 8 LSBs. See Figures 2 and 3 22 R/C I Read/Convert Input. With CS LOW, a falling edge on R/C puts the internal sample/hold into the hold sta conversion. With CS LOW, arising edge on R/C enables the output data bits if PAR/SER HIGH, or start of serial data if PAR/SER LOW and EXT/INT HIGH. 23 CS I Chip Select. Internally OR'd with R/C. With CONTC LOW and R/C LOW, a falling edge on CS will initiat With R/C HIGH, a falling edge on CS will enable the output data bits if	
16 D1 O Parallel Data Bit 1 if PAR/SER HIGH; SDATA serial data output if PAR/SER LOW. See Table I. 17 D0 I/O Parallel Data Bit 0 if PAR/SER HIGH; SDATA serial data output if PAR/SER LOW. See Table I. 18 A1 I/O Channel Address. Input if CONTC LOW, output if CONTC HIGH. See Table I. 19 A0 I/O Channel Address. Input if CONTC LOW, output if CONTC HIGH. See Table I. 20 PAR/SER I Select Parallel or Serial Output. If HIGH, parallel data will be output on D0 thru D7. If LOW, serial data or SDATA. See Table I and Figure 1. 21 BYTE I Byte Select. Only used with parallel data, when PAR/SER HIGH. Determines which byte is available on Changing BYTE with CS LOW and R/C HIGH will cause the data bus to change accordingly. LOW select HIGH selects the 8 LSBs. See Figures 2 and 3 22 R/C I Read/Convert Input. With CS LOW, a falling edge on R/C puts the internal sample/hold into the hold sta conversion. With CS LOW, a rising edge on R/C enables the output data bits if PAR/SER HIGH, or start of serial data if PAR/SER LOW and EXT/INT HIGH. 23 CS I Chip Select. Internally OR'd with R/C. With CONTC LOW and R/C LOW, a falling edge on CS will initiat With R/C HIGH, a falling edge on CS will enable the output data bits if PAR/SER HIGH, or starts transm	
17 D0 I/O Parallel Data Bit 0 if PAR/SER HIGH; TAG data input if PAR/SER LOW. See Table I. 18 A1 I/O Channel Address. Input if CONTC LOW, output if CONTC HIGH. See Table I. 19 A0 I/O Channel Address. Input if CONTC LOW, output if CONTC HIGH. See Table I. 20 PAR/SER I Select Parallel or Serial Output. If HIGH, parallel data will be output on D0 thru D7. If LOW, serial data or SDATA. See Table I and Figure 1. 21 BYTE I Byte Select. Only used with parallel data, when PAR/SER HIGH. Determines which byte is available on Changing BYTE with CS LOW and R/C HIGH will cause the data bus to change accordingly. LOW select HIGH selects the 8 LSBs. See Figures 2 and 3 22 R/C I Read/Convert Input. With CS LOW, a falling edge on R/C puts the internal sample/hold into the hold stat conversion. With CS LOW, a risin edge on R/C nubles the output data bits if PAR/SER HIGH, or start of serial data if PAR/SER LOW and EXT/INT HIGH. 23 CS I Chip Select. Internally OR'd with R/C. With CONTC LOW and R/C LOW, a falling edge on CS will initiat With R/C HIGH, a falling edge on CS will enable the output data bits if PAR/SER HIGH, or starts transm	INT (D4) is LOW;
18 A1 I/O Channel Address. Input if CONTC LOW, output if CONTC HIGH. See Table I. 19 A0 I/O Channel Address. Input if CONTC LOW, output if CONTC HIGH. See Table I. 20 PAR/SER I Select Parallel or Serial Output. If HIGH, parallel data will be output on D0 thru D7. If LOW, serial data or SDATA. See Table I and Figure 1. 21 BYTE I Byte Select. Only used with parallel data, when PAR/SER HIGH. Determines which byte is available on Changing BYTE with CS LOW and R/C HIGH will cause the data bus to change accordingly. LOW select HIGH selects the 8 LSBs. See Figures 2 and 3 22 R/C I Read/Convert Input. With CS LOW, a falling edge on R/C puts the internal sample/hold into the hold star conversion. With CS LOW, a rising edge on R/C enables the output data bits if PAR/SER HIGH, or start of serial data if PAR/SER LOW and EXT/INT HIGH. 23 CS I Chip Select. Internally OR'd with R/C. With CONTC LOW and R/C LOW, a falling edge on CS will initiat With R/C HIGH, a falling edge on CS will enable the output data bits if PAR/SER HIGH, or starts transm	
19 A0 I/O Channel Address. Input if CONTC LOW, output if CONTC HIGH. See Table I. 20 PAR/SER I Select Parallel or Serial Output. If HIGH, parallel data will be output on D0 thru D7. If LOW, serial data or SDATA. See Table I and Figure 1. 21 BYTE I Byte Select. Only used with parallel data, when PAR/SER HIGH. Determines which byte is available on Changing BYTE with CS LOW and R/C HIGH will cause the data bus to change accordingly. LOW select HIGH selects the 8 LSBs. See Figures 2 and 3 22 R/C I Read/Convert Input. With CS LOW, a falling edge on R/C puts the internal sample/hold into the hold stat conversion. With CS LOW, a rising edge on R/C enables the output data bits if PAR/SER HIGH, or start of serial data if PAR/SER LOW and EXT/INT HIGH. 23 CS I Chip Select. Internally OR'd with R/C. With CONTC LOW and R/C LOW, a falling edge on CS will initiat With R/C HIGH, a falling edge on CS will enable the output data bits if PAR/SER HIGH, or starts transm	
20 PAR/SER I Select Parallel or Serial Output. If HIGH, parallel data will be output on D0 thru D7. If LOW, serial data of SDATA. See Table I and Figure 1. 21 BYTE I Byte Select. Only used with parallel data, when PAR/SER HIGH. Determines which byte is available on Changing BYTE with CS LOW and R/C HIGH will cause the data bus to change accordingly. LOW select HIGH selects the 8 LSBs. See Figures 2 and 3 22 R/C I Read/Convert Input. With CS LOW, a falling edge on R/C puts the internal sample/hold into the hold stat conversion. With CS LOW, a rising edge on R/C enables the output data bits if PAR/SER HIGH, or start of serial data if PAR/SER LOW and EXT/INT HIGH. 23 CS I Chip Select. Internally OR'd with R/C. With CONTC LOW and R/C LOW, a falling edge on CS will initiat With R/C HIGH, a falling edge on CS will enable the output data bits if PAR/SER HIGH, or starts transm	
20 PAR/SER I Select Parallel or Serial Output. If HIGH, parallel data will be output on D0 thru D7. If LOW, serial data of SDATA. See Table I and Figure 1. 21 BYTE I Byte Select. Only used with parallel data, when PAR/SER HIGH. Determines which byte is available on Changing BYTE with CS LOW and R/C HIGH will cause the data bus to change accordingly. LOW select HIGH selects the 8 LSBs. See Figures 2 and 3 22 R/C I Read/Convert Input. With CS LOW, a falling edge on R/C puts the internal sample/hold into the hold state conversion. With CS LOW, a rising edge on R/C enables the output data bits if PAR/SER HIGH, or start of serial data if PAR/SER LOW and EXT/INT HIGH. 23 CS I Chip Select. Internally OR'd with R/C. With CONTC LOW and R/C LOW, a falling edge on CS will initiate With R/C HIGH, a falling edge on CS will enable the output data bits if PAR/SER HIGH, or starts transm	
22 R/C I Changing BYTE with CS LOW and R/C HIGH will cause the data bus to change accordingly. LOW select HIGH selects the 8 LSBs. See Figures 2 and 3 22 R/C I Read/Convert Input. With CS LOW, a falling edge on R/C puts the internal sample/hold into the hold stat conversion. With CS LOW, a rising edge on R/C enables the output data bits if PAR/SER HIGH, or start of serial data if PAR/SER LOW and EXT/INT HIGH. 23 CS I Chip Select. Internally OR'd with R/C. With CONTC LOW and R/C LOW, a falling edge on CS will initiat With R/C HIGH, a falling edge on CS will enable the output data bits if PAR/SER HIGH, or starts transm	will be output on
23 CS I Chip Select. Internally OR'd with R/C. With CONTC LOW and R/C LOW, a falling edge on CS will initiat With R/C HIGH, a falling edge on CS Select. Internally OR'd with R/C. With CONTC LOW and R/C LOW, a falling edge on CS will initiat	
With R/C HIGH, a falling edge on CS will enable the output data bits if PAR/SER HIGH, or starts transm	
24 BUSY O Busy Output. Falls when conversion is started; remains LOW until the conversion is completed and the o into the output register. In parallel output mode, output data will be valid when BUSY rises, so that the r can be used to latch the data.	
25 CONTC I Continuous Conversion Input. If LOW, conversions will occur normally when initiated using \overline{CS} and R/\overline{C} ; acquisition and conversions will take place continually, cycling through all four input channels, as long as PWRD are LOW. See Table I. For serial mode only.	
26 PWRD I Power Down Input. If HIGH, conversions are inhibited and power consumption is significantly reduced. F previous conversion are maintained in the output register. In the continuous conversion mode, the multip channel is reset to channel 0.	
27 V _{S2} Supply Input. Nominally +5V. Connect directly to pin 28. Decouple to ground with 0.1μF ceramic and 10 capacitors.	0μF Tantalum
28 V _{S1} Supply Input. Nominally +5V. Connect directly to pin 27.	





TYPICAL PERFORMANCE CURVES


At $T_A = +25^{\circ}C$, $f_S = 40$ kHz, $V_{S1} = V_{S2} = +5V$, using internal reference, unless otherwise noted.





TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25$ °C, $f_S = 40$ kHz, $V_{S1} = V_{S2} = +5V$, using internal reference, unless otherwise noted.





BASIC OPERATION

PARALLEL OUTPUT

Figure 1a shows a basic circuit to operate the ADS7825 with parallel output (Channel 0 selected). Taking R/\overline{C} (pin 22) LOW for 40ns (12µs max) will initiate a conversion. BUSY (pin 24) will go LOW and stay LOW until the conversion is completed and the output register is updated. If BYTE (pin 21) is LOW, the 8 most significant bits will be valid when pin 24 rises; if BYTE is HIGH, the 8 least significant bits will be valid when BUSY rises. Data will be output in Binary Two's Complement format. BUSY going HIGH can be used to latch the data. After the first byte has been read, BYTE can be toggled allowing the remaining byte to be read. All convert commands will be ignored while BUSY is LOW.

The ADS7825 will begin tracking the input signal at the end of the conversion. Allowing 25µs between convert commands assures accurate acquisition of a new signal.

SERIAL OUTPUT

Figure 1b shows a basic circuit to operate the ADS7825 with serial output (Channel 0 selected). Taking R/\overline{C} (pin 22) LOW for 40ns (12µs max) will initiate a conversion and output valid data from the previous conversion on SDATA (pin 16) synchronized to 16 clock pulses output on DATACLK (pin 15). BUSY (pin 24) will go LOW and stay LOW until the conversion is completed and the serial data has been transmitted. Data will be output in Binary Two's Complement format, MSB first, and will be valid on both the rising and falling edges of the data clock. BUSY going HIGH can be used to latch the data. All convert commands will be ignored while BUSY is LOW.

The ADS7825 will begin tracking the input signal at the end of the conversion. Allowing $25\mu s$ between convert commands assures accurate acquisition of a new signal.




FIGURE 1. Basic Connection Diagram, (a) Parallel Output, (b) Serial Output.



STARTING A CONVERSION

The combination of \overline{CS} (pin 23) and R/ \overline{C} (pin 22) LOW for a minimum of 40ns places the sample/hold of the ADS7825 in the hold state and starts conversion 'n'. BUSY (pin 24) will go LOW and stay LOW until conversion 'n' is completed and the internal output register has been updated. All new convert commands during BUSY LOW will be ignored. \overline{CS} and/or R/ \overline{C} must go HIGH before BUSY goes HIGH or a new conversion will be initiated without sufficient time to acquire a new signal.

The ADS7825 will begin tracking the input signal at the end of the conversion. Allowing $25\mu s$ between convert commands assures accurate acquisition of a new signal. Refer to Tables Ia and Ib for a summary of \overline{CS} , R/\overline{C} , and \overline{BUSY} states and Figures 2 through 6 and Table II for timing information.

 $\overline{\text{CS}}$ and R/ $\overline{\text{C}}$ are internally OR'd and level triggered. There is not a requirement which input goes LOW first when

initiating a conversion. If, however, it is critical that \overline{CS} or R/\overline{C} initiates conversion 'n', be sure the less critical input is LOW at least 10ns prior to the initiating input. If EXT/\overline{INT} (pin 12) is LOW when initiating conversion 'n', serial data from conversion 'n – 1' will be output on SDATA (pin 16) following the start of conversion 'n'. See Internal Data Clock in the Reading Data section.

To reduce the number of control pins, \overline{CS} can be tied LOW using R/\overline{C} to control the read and convert modes. This will have no effect when using the internal data clock in the serial output mode. However, the parallel output and the serial output (only when using an external data clock) will be affected whenever R/\overline{C} goes HIGH. Refer to the Reading Data section and Figures 2, 3, 5, and 6.

		INF	UTS				OUTPUTS							
CS	R/C	BYTE	CONTC	PWRD	BUSY	D7	D6	D5	D4	D3	D2	D1	D0	COMMENTS
1 X	X 0	X X	X X	X X	X X	Hi-Z Hi-Z	Hi-Z Hi-Z	Hi-Z Hi-Z	Hi-Z Hi-Z	Hi-Z Hi-Z	Hi-Z Hi-Z	Hi-Z Hi-Z	Hi-Z Hi-Z	
0	1	0	x	X	X	D15 (MSB)	D14	D13	D12	D11	D10	D9	D8	Results from last completed conversion.
0	1	1	х	х	х	D7	D6	D5	D4	D3	D2	D1	D0 (LSB)	Results from last completed conversion.
0	1	х	х	х	Ŷ	↑↓	↑↓	↑↓	↑↓	↑↓	$\uparrow \downarrow$	↑↓	Ì↑↓	Data will change at the end of a conversion.

cs	R/C	сонтс	PWRD	BUSY	D7, D6, D5	D4 EXT/INT	D3 SYNC	D2 DATACLK	D1 SDATA	D0 TAG	
Input	Input	Input	Input	Output	Output	Input	Output	I/O	Output	Input	COMMENTS
1	Х	Х	Х	1	Hi-Z	LOW	LOW	Output	Hi-Z	Х	
Х	0	Х	Х	1	Hi-Z	LOW	LOW	Output	Hi-Z	Х	
0	Ļ	0	х	1	HI-Z	LOW	LOW	Output	Output	Х	Starts transmission of data from previous conversion on SDATA synchronized to 16 pulses output on DATACLK.
\downarrow	0	0	х	1	Hi-Z	LOW	LOW	Output	Output	Х	Starts transmission of data from previous conversion on SDATA synchronized to 16 pulses output on DATACLK.
0	1	0	х	Х	Hi-Z	HIGH	LOW	Input	Output	Input	The level output on SDATA will be the level input on TAG 16 DATACLK input cycles.
0	1	0	х	Ţ	Hi-Z	HIGH	LOW	Input	Output	Input	At the end of the conversion, when BUSY rises, data from the conversion will be shifted into the output registers. If DATACLK is HIGH, valid data will be lost.
0	Ť	0	х	1	Hi-Z	HIGH	LOW	Input	Output	х	Initiates transmission of a HIGH pulse on SYNC followed by data from last completed conversion on SDATA synchronized to the input on DATACLK.
Ļ	1	0	х	1	Hi-Z	HIGH	LOW	Input	Output	х	Initiates transmission of a HIGH pulse on SYNC followed by data from last completed conversion on SDATA synchronized to the input on DATACLK.
0	0	1	0	Ļ	Hi-Z	LOW	LOW	Output	Output	Х	Starts transmission of data from previous conversion on SDATA synchronized to 16 pulses output on DATACLK
\downarrow	1	х	х	х	Hi-Z	HIGH	Output	Input	Output	Х	SDATA becomes active. Inputs on DATACLK shift out data.
0	Ŷ	х	х	х	Hi-Z	HIGH	Output	Input	Output	Х	SDATA becomes active. Inputs on DATACLK shift out data.
\downarrow	0	1	х	х	Hi-Z	LOW	LOW	Output	Output	Х	Restarts continuous conversion mode (n – 1 data transmitted when BUSY is LOW).
0	\downarrow	1	Х	х	Hi-Z	LOW	LOW	Output	Output	х	Restarts continuous conversion mode (n – 1 data transmitted when BUSY is LOW).

TABLE Ia. Read Control for Parallel Data (PAR/ $\overline{\text{SER}} = 5$ V.)

TABLE Ib. Read Control for Serial Data (PAR/ $\overline{\text{SER}} = 0$ V.)






FIGURE 2. Conversion Timing with Parallel Output (\overline{CS} LOW).




FIGURE 3. Using \overline{CS} to Control Conversion and Read Timing with Parallel Outputs.






FIGURE 4. Serial Data Timing Using Internal Data Clock (TAG LOW).













BURR - BROWN®

READING DATA

PARALLEL OUTPUT

To use the parallel output, tie PAR/ $\overline{\text{SER}}$ (pin 20) HIGH. The parallel output will be active when R/ $\overline{\text{C}}$ (pin 22) is HIGH and $\overline{\text{CS}}$ (pin 23) is LOW. Any other combination of $\overline{\text{CS}}$ and R/ $\overline{\text{C}}$ will tri-state the parallel output. Valid conversion data can be read in two 8-bit bytes on D7-D0 (pins 9-13 and 15-17). When BYTE (pin 21) is LOW, the 8 most significant bits will be valid with the MSB on D7. When BYTE is HIGH, the 8 least significant bits will be valid with the LSB on D0. BYTE can be toggled to read both bytes within one conversion cycle.

Upon initial power up, the parallel output will contain indeterminate data.

PARALLEL OUTPUT (After a Conversion)

After conversion 'n' is completed and the output registers have been updated, BUSY (pin 24) will go HIGH. Valid data from conversion 'n' will be available on D7-D0 (pins 9-13 and 15-17). BUSY going HIGH can be used to latch the data. Refer to Table II and Figures 2 and 3 for timing constraints.

PARALLEL OUTPUT (During a Conversion)

After conversion 'n' has been initiated, valid data from conversion 'n - 1' can be read and will be valid up to 12μ s

after the start of conversion 'n'. Do not attempt to read data beyond 12 μ s after the start of conversion 'n' until BUSY (pin 24) goes HIGH; this may result in reading invalid data. Refer to Table II and Figures 2 and 3 for timing constraints.

SERIAL OUTPUT

When PAR/SER (pin 20) is LOW, data can be clocked out serially with the internal data clock or an external data clock. When EXT/INT (pin 12) is LOW, DATACLK (pin 15) is an output and is always active regardless of the state of \overline{CS} (pin 23) and R/ \overline{C} (pin 22). The SDATA output is active when BUSY (pin 24) is LOW. Otherwise, it is in a tri-state condition. When EXT/INT is HIGH, DATACLK is an input. The SDATA output is active when \overline{CS} is LOW and R/ \overline{C} is HIGH. Otherwise, it is in a tri-state condition. Regardless of the state of EXT/INT, SYNC (pin 13) is an output and always active, while TAG (pin 17) is always an input.

INTERNAL DATA CLOCK (During A Conversion)

To use the internal data clock, tie EXT/ \overline{INT} (pin 12) LOW. The combination of R/ \overline{C} (pin 22) and \overline{CS} (pin 23) LOW will initiate conversion 'n' and activate the internal data clock (typically 900kHz clock rate). The ADS7825 will output 16 bits of valid data, MSB first, from conversion 'n – 1' on SDATA (pin 16), synchronized to 16 clock pulses output on

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t ₁	Convert Pulse Width	0.04		12	μs
t ₂	Start of Conversion to New Data Valid		20	21	μs
t ₃	Start of Conversion to BUSY LOW			85	ns
t ₄	BUSY LOW		20	21	μs
t ₅	End of Conversion to BUSY HIGH		90		ns
t ₆	Aperture Delay		40		ns
t ₇	Conversion Time		20	21	μs
t ₈	Acquisition Time		4	5	μs
t ₇ + t ₈	Throughput Time			25	μs
t ₉	Bus Relinquish Time	10		83	ns
t ₁₀	Data Valid to BUSY HIGH	20	60		ns
t ₁₁	Start of Conversion to Previous Data Not Valid	12	20		μs
t ₁₂	Bus Access Time and BYTE Delay			83	ns
t ₁₃	Start of Conversion to DATACLK Delay		1.4		μs
t ₁₄	DATACLK Period		1.1		μs
t ₁₅	Data Valid to DATACLK HIGH	20	75		ns
t ₁₆	DATACLK LOW to Data Not Valid	400	600		ns
t ₁₇	External DATACLK Period	100			ns
t ₁₈	External DATACLK HIGH	50			ns
t ₁₉	External DATACLK LOW	40			ns
t ₂₀	CS LOW and R/C HIGH to External DATACLK HIGH (Enable Clock)	25			ns
t ₂₁	R/\overline{C} to \overline{CS} Setup Time	10			ns
t ₂₂	$\overline{\text{CS}}$ HIGH or R/ $\overline{\text{C}}$ LOW to External DATACLK HIGH (Disable Clock)	25			ns
t ₂₃	DATACLK HIGH to SYNC HIGH	15		35	ns
t ₂₄	DATACLK HIGH to Valid Data	25		55	ns
t ₂₅	Start of Conversion to SDATA Active			83	ns
t ₂₆	End of Conversion to SDATA Tri-State			83	ns
t ₂₇	CS LOW and R/C HIGH to SDATA Active			83	ns
t ₂₈	CS HIGH or R/C LOW to SDATA Tri-State			83	ns
t ₂₉	BUSY HIGH to Address Valid			20	ns
t ₃₀	Address Valid to BUSY LOW	500			ns

TABLE II. Conversion, Data, and Address Timing. $T_A = -40^{\circ}C$ to $+85^{\circ}C$.



DATACLK (pin 15). The data will be valid on both the rising and falling edges of the internal data clock. The rising edge of BUSY (pin 24) can be used to latch the data. After the 16th clock pulse, DATACLK will remain LOW until the next conversion is initiated, while SDATA will go to whatever logic level was input on TAG (pin 17) during the first clock pulse. The SDATA output will tri-state when BUSY returns HIGH. Refer to Table II and Figure 4 for timing information.

EXTERNAL DATA CLOCK

To use an external clock, tie EXT/INT (pin 12) HIGH. The external clock is not a conversion clock; it can only be used as a data clock. To enable the output mode of the ADS7825, \overline{CS} (pin 23) must be LOW and R/ \overline{C} (pin 22) must be HIGH. DATACLK must be HIGH for 20% to 70% of the total data clock period; the clock rate can be between DC and 10MHz. Serial data from conversion 'n' can be output on SDATA (pin 16) after conversion 'n' is completed or during conversion 'n + 1'.

An obvious way to simplify control of the converter is to tie \overline{CS} LOW while using R/ \overline{C} to initiate conversions. While this is perfectly acceptable, there is a possible problem when using an external data clock. At an indeterminate point from 12µs after the start of conversion 'n' until \overline{BUSY} rises, the internal logic will shift the results of conversion 'n' into the output register. If \overline{CS} is LOW, R/ \overline{C} is HIGH and the external clock is HIGH at this point, data will be lost. So, with \overline{CS} LOW, either R/ \overline{C} and/or DATACLK must be LOW during this period to avoid losing valid data.

EXTERNAL DATA CLOCK (After a Conversion)

After conversion 'n' is completed and the output registers have been updated, \overline{BUSY} (pin 24) will go HIGH. With \overline{CS} LOW (pin 23) and R/\overline{C} HIGH (pin 22), valid data from conversion 'n' will be output on SDATA (pin 16) synchronized to the external data clock input on DATACLK (pin 15). Between 15 and 35ns following the rising edge of the first external data clock, the SYNC output pin will go HIGH for one full data clock period (100ns minimum). The MSB will be valid between 25 and 55ns after the rising edge of the second data clock. The LSB will be valid on the 17th falling edge and the 18th rising edge of the data clock. TAG (pin 17) will input a bit of data for every external clock pulse. The first bit input on TAG will be valid on SDATA on the 18th falling edge and the 19th rising edge of DATACLK; the second input bit will be valid on the 19th falling edge and the 20th rising edge, etc. With a continuous data clock, TAG data will be output on DATA until the internal output registers are updated with the results from the next conversion. Refer to Table II and Figure 5 for timing information.

EXTERNAL DATA CLOCK (During a Conversion)

After conversion 'n' has been initiated, valid data from conversion 'n-1' can be read and will be valid up to $12\mu s$ after the start of conversion 'n'. Do not attempt to clock out data from $12\mu s$ after the start of conversion 'n' until BUSY (pin 24) rises; this will result in data loss.

NOTE: For the best possible performance when using an external data clock, data should not be clocked out during a conversion. The switching noise of the asynchronous data clock can cause digital feedthrough degrading the converter's performance. Refer to Table II and Figure 6 for timing information.

TAG FEATURE

TAG (pin 17) inputs serial data synchronized to the external or internal data clock.

When using an external data clock, the serial bit stream input on TAG will follow the LSB output on SDATA (pin 16) until the internal output register is updated with new conversion results. See Table II and Figures 5 and 6.

The logic level input on TAG for the first rising edge of the internal data clock will be valid on SDATA after all 16 bits of valid data have been output.

MULTIPLEXER TIMING

The four channel input multiplexer may be addressed manually or placed in a continuous conversion mode where all four channels are sequentially addressed.

CONTINUOUS CONVERSION MODE (CONTC = 5V)

To place the ADS7825 in the continuous conversion mode, CONTC (pin 25) must be tied HIGH. In this mode, acquisition and conversions will take place continually, cycling through all four channels as long as \overline{CS} , R/\overline{C} and PWRD are LOW (See Table III). Whichever address was last loaded

CONTC	ĊŚ	R/Ĉ	BUSY	PWRD	A0 and A1	OPERATION	
0	Х	Х	Х	Х	Inputs	Initiating conversion n latches in the levels input on A0 and A1 to select the channel for conversion 'n + 1'.	
0	Х	Х	0	0	Inputs	Conversion in process. New convert commands ignored.	
0	0	\downarrow	1	0	Inputs	Initiates conversion on channel selected at start of previous conversion.	
0	\downarrow	0	1	0	Inputs	Inputs Initiates conversion on channel selected at start of previous conversion.	
0	Х	X	х	1	Inputs	All analog functions powered down. Conversions in process or initiated will yield meaningless data.	
1	Х	X	х	Х	Outputs The end of conversion 'n' (when BUSY rises) increments the internal channel latches and outputs the channel address for conversion 'n + 1' on A0 and A1.		
1	Х	X	0	0	Outputs	Conversion in process.	
1	0	\downarrow	1	0	Outputs	Restarts continuous conversion process on next input channel.	
1	\downarrow	0	1	0	Outputs	Restarts continuous conversion process on next input channel.	
1	Х	x	Х	1	Outputs	All analog functions powered down. Conversions in process or initiated will yield meaningless data. Resets selected input channel for next conversion to AIN_0 .	

TABLE III. Conversion Control.

into the A0 and A1 registers (pins 19 and 18, respectively) prior to CONTC being raised HIGH, becomes the first address in the sequential continuous conversion mode (e.g., if Channel 1 was the last address selected then Channel 2 will follow, then Channel 3, and so on). The A0 and A1 address inputs become outputs when the device is in this mode. When BUSY rises at the end of a conversion, A0 and A1 will output the address of the channel that will be converted when BUSY goes LOW at the beginning of the next conversion. Data will be valid for the previous channel when BUSY rises. See Table IVa and Figure 7 for channel selection timing in continuous conversion mode.

PWRD (pin 26) can be used to reset the multiplexer address to zero. With the ADS7825 configured for no conversion, PWRD can be taken HIGH for a minimum of 200ns. When PWRD returns LOW, the multiplexer address will be reset to zero. When the continuous conversion mode is enabled, the first conversion will be done on channel 0. Subsequent conversions will proceed through each higher channel, cycling back to zero after Channel 3.

If PWRD is held HIGH for a significant period of time, the REF (pin 7) bypass capacitor may discharge (if the internal reference is being utilized) and the CAP (pin 6) bypass capacitor will discharge (for both internal and external references). The continuous conversion mode should not be enabled until the bypass capacitor(s) have recharged and stabilized (1ms for 2.2μ F capacitors recommended). In addition, the continuous conversion mode should not be enabled even with a short pulse on PWRD until the minimum acquisition time has been met.

MANUAL CHANNEL SELECTION (CONTC= 0V)

The channels of the ADS7825 can be selected manually by using the A0 and A1 address pins (pins 19 and 18, respectively). See Table IVb for the multiplexer truth table and Figure 8 for channel selection timing.


ADS7825 TIMING AND CONTROL

A1	A0	DATA AVAILABLE FROM CHANNEL	CHANNEL TO BE OR BEING CONVERTED	DESCRIPTION OF OPERATION
0	0	AIN ₃	AIN	Channel being acquired or converted is output on these
1	1 0	AIN₀ AIN₁	AIN ₁ AIN ₂	address lines. Data is valid for the previous channel. These
1	1	AIN ₂	AIN3	lines are updated when BUSY rises.


TABLE IVa. A0 and A1 Outputs (CONTC HIGH).

A1	A0	CHANNEL SELECTED WHEN BUSY GOES HIGH	DESCRIPTION OF OPERATION
0	0	AIN ₀	Channel to be converted during conversion 'n + 1' is latched
0	1	AIN ₁	when conversion 'n' is initiated (BUSY goes LOW). The selected
1	0	AIN ₂	input starts being acquired as soon as conversion 'n' is done
1	1	AIN ₃	(BUSY goes HIGH).

TABLE IVb. A0 and A1 Inputs (CONTC LOW).











CALIBRATION

The ADS7825 has no internal provision for correcting the individual bipolar zero error or full-scale error for each individual channel. Instead, the bipolar zero error of each channel is guaranteed to be below a level which is quite small for a 16-bit converter with a $\pm 10V$ input range (slightly more than ± 32 LSBs). In addition, the channel errors should match each other to within 16 LSBs.

For the full-scale error, the circuit of Figure 9 can be used. This will allow the reference to be adjusted such that the full-scale error for any single channel can be set to zero. Again, the close matching of the channels will ensure that the full-scale errors on the other channels will be small.




FIGURE 9. Full Scale Trim.

REFERENCE

The ADS7825 can operate with its internal 2.5V reference or an external reference. By applying an external reference to pin 7, the internal reference can be bypassed.

REF

REF (pin 7) is an input for an external reference or the output for the internal 2.5V reference. A 2.2μ F capacitor should be connected as close to the REF pin as possible. This capacitor and the output resistance of REF create a low pass filter to bandlimit noise on the reference. Using a smaller value capacitor will introduce more noise to the reference degrading the SNR and SINAD. The REF pin should not be used to drive external AC or DC loads.

The range for the external reference is 2.3V to 2.7V and determines the actual LSB size. Increasing the reference voltage will increase the full scale range and the LSB size of the converter which can improve the SNR.

CAP

CAP (pin 6) is the output of the internal reference buffer. A 2.2μ F capacitor should be placed as close to the CAP pin as possible to provide optimum switching currents for the CDAC throughout the conversion cycle. This capacitor also provides compensation for the output of the buffer. Using a capacitor any smaller than 1 μ F can cause the output buffer to oscillate and may not have sufficient charge for the

CDAC. Capacitor values larger than 2.2µF will have little affect on improving performance.

The output of the buffer is capable of driving up to 1mA of current to a DC load. Using an external buffer will allow the internal reference to be used for larger DC loads and AC loads. Do not attempt to directly drive an AC load with the output voltage on CAP. This will cause performance degradation of the converter.

PWRD

PWRD (pin 26) HIGH will power down all of the analog circuitry including the reference. Data from the previous conversion will be maintained in the internal registers and can still be read. With PWRD HIGH, a convert command yields meaningless data. When PWRD is returned LOW, adequate time must be provided in order for the capacitors on REF (pin 7) and CAP (pin 6) to recharge. For 2.2µF capacitors, a minimum recharge/settling time of 1ms is recommended before the conversion results should be considered valid.

LAYOUT

POWER

The ADS7825 uses 90% of its power for the analog circuitry, and the converter should be considered an analog component. For optimum performance, tie both power pins to the same +5V power supply and tie the analog and digital grounds together.

The +5V power for the converter should be separate from the +5V used for the system's digital logic. Connecting V_{S1} and V_{S2} (pins 28 and 27) directly to a digital supply can reduce converter performance due to switching noise from the digital logic. For best performance, the +5V supply can be produced from whatever analog supply is used for the rest of the analog signal conditioning. If +12V or +15V supplies are present, a simple +5V regulator can be used. Although it is not suggested, if the digital supply must be used to power the converter, be sure to properly filter the supply. Either using a filtered digital supply or a regulated analog supply, both V_{S1} and V_{S2} should be tied to the same +5V source.

GROUNDING

Three ground pins are present on the ADS7825. DGND is the digital supply ground. AGND2 is the analog supply ground. AGND1 is the ground which all analog signals internal to the A/D are referenced. AGND1 is more susceptible to current induced voltage drops and must have the path of least resistance back to the power supply.

All the ground pins of the A/D should be tied to an analog ground plane, separated from the system's digital logic ground, to achieve optimum performance. Both analog and digital ground planes should be tied to the 'system' ground as near to the power supplies as possible. This helps to prevent dynamic digital ground currents from modulating the analog ground through a common impedance to power ground.



CROSSTALK

The worst-case channel-to-channel crosstalk versus input frequency is shown in the Typical Performance Curves section of this data sheet. With a full-scale 1kHz input signal, worst case crosstalk on the ADS7825 is better than –115dB. This should be adequate for even the most demanding applications. However, if crosstalk is a concern, the following items should be kept in mind: The worst case crosstalk is generally from channel 3 to 2. In addition, crosstalk from Channel 3 to any other channel is worse than from those channels to Channel 3. The reason for this is that Channel 3 is nearer to the reference on the ADS7825. This allows two coupling modes: channel-to-channel and Channel 3 to the reference. In general, when crosstalk is a concern, avoid placing signals with higher frequency components on Channel 3.

The worst case crosstalk occurs from Channel 3 to Channel 2 as shown in the Crosstalk vs Input Frequency graph in the Typical Performance Curves section. Other adjacent channels are typically several dB better than this while non-adjacent channels are typically 10dB better. If a particular channel should be as immune as possible from crosstalk, channel 0 would be the best channel for the signal and channel 1 should have the signal with the lowest frequency content. If two signals are to have as little crosstalk as possible, they should be placed on Channel 0 and Channel 2 with lower frequency, less-sensitive inputs on the other channels.

If crosstalk is a concern for all channels, keep in mind that the crosstalk graph shows crosstalk between any two channels. Total crosstalk to any given channel is the sum of the crosstalk contributions from all the other channels. Since non-adjacent channels contribute very little, their contribution can generally be ignored. A good approximation for absolute worst case crosstalk would be to add 6dB to the highest curve shown in the Crosstalk vs Input Frequency graph.

SIGNAL CONDITIONING

The FET switches used for the sample hold on many CMOS A/D converters release a significant amount of charge injection which can cause the driving op amp to oscillate. The amount of charge injection due to the sampling FET switch on the ADS7825 is approximately 5-10% of the amount on similar ADCs with the charge redistribution DAC (CDAC) architecture. There is also a resistive front end which attenuates any charge which is released. The end result is a minimal requirement for the drive capability on the signal conditioning preceding the A/D. Any op amp sufficient for the signal in an application will be sufficient to drive the ADS7825.

The resistive front end of the ADS7825 also provides a guaranteed $\pm 15V$ overvoltage protection. In most cases, this eliminates the need for external overvoltage protection circuitry.

INTERMEDIATE LATCHES

The ADS7825 does have tri-state outputs for the parallel port, but intermediate latches should be used if the bus will be active during conversions. If the bus is not active during conversions, the tri-state outputs can be used to isolate the A/D from other peripherals on the same bus.

Intermediate latches are beneficial on any monolithic A/D converter. The ADS7825 has an internal LSB size of 38μ V. Transients from fast switching signals on the parallel port, even when the A/D is tri-stated, can be coupled through the substrate to the analog circuitry causing degradation of converter performance.

For an ADS7825 with proper layout, grounding, and bypassing, the effect can be a few LSBs of error. In some cases, this error can be treated as an increase in converter noise and simply averaged out. In others, the error may not be random and will produce an error in the conversion result, even with averaging. Poor grounding, poor bypassing, and high-speed digital signals will increase the magnitude of the errors possibly to many tens of LSBs.

