



**ADS7831** 

# 12-Bit 600kHz Sampling CMOS ANALOG-to-DIGITAL CONVERTER

## **FEATURES**

- 600kHz THROUGHPUT RATE
- STANDARD ±2.5V INPUT RANGE
- 69dB min SINAD WITH 250kHz INPUT
- COMPLETE WITH S/H, REF, CLOCK, ETC.
- PARALLEL DATA w/LATCHES
- FULLY SPECIFIED -40°C TO +85°C
- 15MHz –3dB BANDWIDTH
- 28-PIN 0.3" PDIP AND SOIC


# **DESCRIPTION**

The ADS7831 is a complete 12-bit sampling A/D using state-of-the-art CMOS structures. It contains a complete 12-bit capacitor-based SAR A/D with inherent S/H, reference, clock, interface for microprocessor use, and three-state output drivers.

The ADS7831 is specified at a 600kHz sampling rate, and guaranteed over the full temperature range. A ±2.5V input range and excellent Nyquist performance provide an optimum solution in ±5V supply systems.

The 28-pin ADS7831 is available in a plastic 0.3" DIP and in an SOIC, both fully specified for operation over the industrial -40°C to +85°C range.

# FREQUENCY SPECTRUM (16384 Point FFT; f<sub>IN</sub> = 250kHz, -0.5dB)



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706

Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

© 1994 Burr-Brown Corporation PDS-1275 Printed in U.S.A. March, 1995

# **SPECIFICATIONS**

 $At T_{A} = -40 ^{\circ}C \ to +85 ^{\circ}C, f_{S} = 600 \text{kHz}, +V_{DIG} = +V_{ANA} = +5V, -V_{ANA} = -5V, \text{ using internal reference and the } 50\Omega \text{ input resistor shown in Figure 4b, unless otherwise specified.}$ 


	CONDITIONS	ADS7831P, U			
PARAMETER		MIN TYP		MAX	UNITS
RESOLUTION				12	Bits
ANALOG INPUT					
Voltage Range			±2.5		V
Impedance			3.1		kΩ
Capacitance			5		pF
· · · · · · · · · · · · · · · · · · ·					Pi
THROUGHPUT SPEED			4.0		
Conversion Time			1.3	4.00	μs
Complete Cycle	Acquire & Convert			1.66	μs
Throughput Rate		600			kHz
DC ACCURACY					
Integral Linearity Error				±1	LSB <sup>(1)</sup>
Differential Linearity Error				±1	LSB
No Missing Codes			Guaranteed		
Total Unadjusted Error <sup>(2, 3)</sup>				±10	LSB
(Includes Bipolar Zero Error and Full Scale Error)					
Power Supply Sensitivity					
$(+V_{DIG} = +V_{ANA} = V_{D})$	+4.75V < V <sub>D</sub> < +5.25V			±5	LSB
7.00	$-5.25V < -V_{ANA} < -4.75V$				
AC ACCURACY	7444				
Spurious-Free Dynamic Range	f <sub>IN</sub> = 250kHz	77	87		dB <sup>(4)</sup>
Total Harmonic Distortion	$f_{IN} = 250kHz$	,,	-85	-77	dB
Signal-to-(Noise+Distortion)	$f_{IN} = 250 \text{kHz}$	69	-05 71	_,,	dB dB
Signal-to-Noise	$f_{IN} = 250 \text{kHz}$ $f_{IN} = 250 \text{kHz}$	69	71 72		dB dB
Usable Bandwidth <sup>(5)</sup>	I <sub>IN</sub> = 250KI IZ	09	1.6		MHz
Full-Power Bandwidth			15		MHz
			15		IVITZ
SAMPLING DYNAMICS					
Aperture Delay			20		ns
Aperture Jitter			10		ps
Transient Response	FS Step		200		ns
Overvoltage Recovery <sup>(6)</sup>			250		ns
REFERENCE					
Reference Voltage		2.45	2.5	2.55	V
Reference DC Source Current			100		μΑ
(External load should be static)					
DIGITAL INPUTS					
Logic Levels					
V <sub>IL</sub>		-0.3		+0.8	V
V <sub>IH</sub>		+2.4		V <sub>D</sub> + 0.3	v
I <sub>IL</sub>	V <sub>IL</sub> = 0V			±10	μΑ
I <sub>IH</sub>	V <sub>IH</sub> = 5V			±10	μA
DIGITAL OUTPUTS	in -				
Data Format			Parallel 12-bits		
Data Coding		Rii	nary Two's Complen	 nent	
V <sub>OL</sub>	I <sub>SINK</sub> = 1.6mA	Dii		+0.4	V
V <sub>OH</sub>	$I_{SOURCE} = 500\mu A$	+2.8		10.4	ľ
voн Leakage Current	High-Z State,	72.0		±5	μA
Leakage Current	-				μΑ
Output Capacitance	V <sub>OUT</sub> = 0V to V <sub>DIG</sub> High-Z State			15	nE
	riigii-2 State			15	pF
DIGITAL TIMING					
Bus Access Time				62	ns
Bus Relinquish Time				83	ns
POWER SUPPLIES		<u></u>			
Specified Performance					
$+V_{DIG} = +V_{ANA}$		+4.75	+5	+5.25	V
-V <sub>ANA</sub>		-5.25	<b>-</b> 5	-4.75	V
+I <sub>DIG</sub>			+16		mA
+I <sub>ANA</sub>			+16		mA
-I <sub>ANA</sub>			-12		mA
Power Dissipation	f <sub>s</sub> = 600kHz		220	275	mW
TEMPERATURE RANGE	· ·				
Specified Performance		-40		+85	∘c
Storage		-40 -65		+150	l ∘c
•		-00		7130	l Č
Thermal Resistance ( $\theta_{JA}$ )			75		00044
Plastic DIP			75 75		°C/W
SOIC	i		75	ì	°C/W

NOTES: (1) LSB means Least Significant Bit. For the 12-bit, ±2.5V input ADS7831, one LSB is 1.22mV. (2) Measured with 50\Omega in series with analog input. Adjustable to zero with external potentiometers. (3) Total unadjusted error is the worst case of -Full Scale or +Full Scale untrimmed deviation from ideal first and last code transitions and includes the effect of offset error. (4) All specifications in dB are referred to a full-scale ±2.5V input. (5) Usable Bandwidth defined as Full-Scale input frequency at which Signal-to-(Noise+Distortion) degrades to 60dB, or 10 bits of accuracy. 6) Recovers to specified performance after 2 x FS input over voltage.



VD62831

## **BLOCK DIAGRAM**



## **ABSOLUTE MAXIMUM RATINGS**

Analog Inputs: V,,	±25V
- · IIN	+V <sub>ANA</sub> +0.3V to AGND2 -0.3V
	Indefinite Short to AGND2
	Momentary Short to +V <sub>ANA</sub>
Ground Voltage Differences: DGND,	AGND1, AGND2±0.3V
+V <sub>ANA</sub>	+7V
+V <sub>DIG</sub> to +V <sub>ANA</sub>	
+V <sub>DIG</sub>	
-V <sub>ANA</sub>	
Digital Inputs	0.3V to +V <sub>DIG</sub> +0.3V
Maximum Junction Temperature	+165°C
Internal Power Dissipation	825mW
Lead Temperature (soldering, 10s)	+300°C

## PACKAGE AND ORDERING INFORMATION(1)

MODEL	PACKAGE	PACKAGE DRAWING NUMBER
ADS7831P	28-Pin Plastic DIP	246
ADS7831U	28-Pin SOIC	217

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.



Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


BURR-BROWN®

4D070

## **PIN ASSIGNMENTS**

		DIGITAL		
PIN#	NAME	1/0	DESCRIPTION	
1	V <sub>IN</sub>		Analog Input. Connect via $50\Omega$ to analog input. Full-scale input range is $\pm 2.5 \text{V}$ .	
2	AGND1		Analog Ground. Used internally as ground reference point. Minimal current flow.	
3	REF		Reference Input/Output. Outputs internal reference of +2.5V nominal. Can also be driven by external system	
			reference. In both cases, decouple to ground with a 0.1μF ceramic capacitor.	
4	CAP		Reference Buffer Output. 10μF tantalum capacitor to ground. Nominally +2V.	
5	AGND2		Analog Ground.	
6	D11 (MSB)	0	Data Bit 11. Most Significant Bit (MSB) of conversion results. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW, or when a conversion is in progress.	
7	D10	0	Data Bit 10. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW, or when a conversion is in progress.	
8	D9	0	Data Bit 9. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW, or when a conversion is in progress.	
9	D8	0	Data Bit 8. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW, or when a conversion is in progress.	
10	D7	0	Data Bit 7. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW, or when a conversion is in progress.	
11	D6	0	Data Bit 6. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW, or when a conversion is in progress.	
12	D5	0	Data Bit 5. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW, or when a conversion is in progress.	
13	D4	0	Data Bit 4. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW, or when a conversion is in progress.	
14	DGND		Digital Ground.	
15	D3	0	Data Bit 3. Hi-Z state when $\overline{ ext{CS}}$ is HIGH, or when R/ $\overline{ ext{C}}$ is LOW, or when a conversion is in progress.	
16	D2	0	Data Bit 2. Hi-Z state when $\overline{ ext{CS}}$ is HIGH, or when R/ $\overline{ ext{C}}$ is LOW, or when a conversion is in progress.	
17	D1	0	Data Bit 1. Hi-Z state when $\overline{ ext{CS}}$ is HIGH, or when R/ $\overline{ ext{C}}$ is LOW, or when a conversion is in progress.	
18	D0 (LSB)	0	Data Bit 0. Least Significant Bit (LSB) of conversion results. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is	
			LOW, or when a conversion is in progress.	
19			Not internally connected.	
20	+V <sub>ANA</sub>		Analog Positive Supply Input. Nominally +5V. Connect directly to pins 21, 27 and 28.	
21	+V <sub>DIG</sub>		Digital Supply Input. Nominally +5V. Connect directly to pins 20, 27 and 28.	
22	DGND		Digital ground.	
23	R/C	I	Read/Convert Input. With CS LOW, a falling edge on R/C puts the internal sample/hold into the hold state and	
			starts a conversion. With CS LOW and no conversion in progress, a rising edge on R/C enables the output	
			data bits.	
24	CS	I	Chip Select. With R/C LOW, a falling edge on CS will initiate a conversion. With R/C HIGH and no conversion	
			in progress, a falling edge on $\overline{\text{CS}}$ will enable the output data bits.	
25	BUSY	0	Busy Output. Falls when a conversion is started, and remains LOW until the conversion is completed and the	
			data is latched into the output register. With CS LOW and R/C HIGH, output data will be valid when BUSY	
	1 ,,		rises, so that the rising edge can be used to latch the data.	
26	-V <sub>ANA</sub>		Analog Negative Supply Input. Nominally –5V. Decouple to ground with 0.1μF ceramic and 10μF tantalum capacitors.	
27	+V <sub>DIG</sub>		Digital Supply Input. Nominally +5V. Connect directly to pins 20, 21 and 28.	
28	+V <sub>DIG</sub> +V <sub>ANA</sub>		Analog Positive Supply Input. Nominally +5V. Connect directly to pins 20, 21 and 27, and decouple to ground	
20	T V ANA		with 0.1µF ceramic and 10µF tantalum capacitors.	
			with σ.τμε сетапно анд тоμε tantaium capacitors.	

## **PIN CONFIGURATION**





VD62831


24


# TYPICAL PERFORMANCE CURVES


 $T = +25^{\circ}\text{C}, \text{ f}_{\text{S}} = 600\text{kHz}, +\text{V}_{\text{DIG}} = +\text{V}_{\text{ANA}} = +5\text{V}, -\text{V}_{\text{ANA}} = -5\text{V}, \text{ using internal reference and the } 50\Omega \text{ input resistor shown in Figure 4b, unless otherwise specified.}$ 

















ADC7024


# TYPICAL PERFORMANCE CURVES (CONT)


 $T = +25^{\circ}C, \ f_{S} = 600kHz, \ +V_{DIG} = +V_{ANA} = +5V, \ -V_{ANA} = -5V, \ using \ internal \ reference \ and \ the \ 50\Omega \ input \ resistor \ shown \ in \ Figure \ 4b, \ unless \ otherwise \ specified.$ 














AD\$7831

21

# **BASIC OPERATION**

Figure 1 shows a basic circuit to operate the ADS7831. Taking  $R/\overline{C}$  (pin 23) LOW for 40ns will initiate a conversion.  $\overline{BUSY}$  (pin 25) will go LOW and stay LOW until the conversion is completed and the output registers are updated. Data will be output in Binary Two's Complement with the MSB on D11 (pin 6).  $\overline{BUSY}$  going HIGH can be used to latch the data. All convert commands will be ignored while  $\overline{BUSY}$  is LOW.

The ADS7831 will begin tracking the input signal at the end of the conversion. Allowing 1.66μs between convert commands assures accurate acquisition of a new signal.

## STARTING A CONVERSION

The combination of  $\overline{CS}$  (pin 24) and R/ $\overline{C}$  (pin 23) LOW for a minimum of 40ns immediately puts the sample/hold of the ADS7831 in the hold state and starts a conversion.  $\overline{BUSY}$  (pin 25) will go LOW and stay LOW until the conversion is completed and the internal output register has been updated. All new convert commands during  $\overline{BUSY}$  LOW will be ignored.

The ADS7831 will begin tracking the input signal at the end of the conversion. Allowing 1.66 $\mu$ s between convert commands assures accurate acquisition of a new signal. Refer to Table I for a summary of  $\overline{CS}$ ,  $R/\overline{C}$ , and  $\overline{BUSY}$  states and Figures 2 and 3 for timing parameters.

 $\overline{\text{CS}}$  and R/ $\overline{\text{C}}$  are internally OR'd and level triggered. There is not a requirement which input goes LOW first when initiating a conversion. If it is critical that  $\overline{\text{CS}}$  or R/ $\overline{\text{C}}$  initiate the conversion, be sure the less critical input is LOW at least 10ns prior to the initiating input.

To reduce the number of control pins,  $\overline{CS}$  can be tied LOW using  $R/\overline{C}$  to control the read and convert modes. Note that the parallel output will be active whenever  $R/\overline{C}$  is HIGH and

no conversion is in progress. See the **Reading Data** section and refer to Table I for control line functions for 'read' and 'convert' modes.

cs	R/C	BUSY	OPERATION		
1	Х	Х	None. Databus in Hi-Z state.		
<b>\</b>	0	1	Initiates conversion. Databus remains in Hi-Z state.		
0	<b>\</b>	1	Initiates conversion. Databus enters Hi-Z state.		
0	1	1	Conversion completed. Valid data from the most recent conversion on the databus.		
<b>\</b>	1	1	Enables databus with valid data from the most recent conversion.		
<b>\</b>	1	0	Conversion in progress. Databus in Hi-Z state, enabled when the conversion is completed.		
0	1	0	Conversion in progress. Databus in Hi-Z state, enabled when the conversion is completed.		
0	0	1	Conversion completed. Valid data from the most recent conversion in the output register, but the output pins D11-D0 remain tri-stated.		
Х	Х	0	New convert commands ignored. Conversion in progress.		

Table I. Control Line Functions for 'read' and 'convert'.

DESCRIPTION	ANALOG INPUT	DIGITAL INPUT			
Full Scale Range	±2.5V	BINARY TWO'S COMPLEMENT			
Least Significant	1.22mV				
Bit (LSB)		BINARY CODE	HEX CODE		
+Full Scale	2.499V	0111 1111 1111	7FF		
(2.5V - 1LSB)					
Midscale	0V	0000 0000 0000	000		
One LSB below Midscale	–1.22mV	1111 1111 1111	FFF		
-Full Scale	–2.5V	1000 0000 0000	800		

TABLE II. Ideal Input Voltages and Output Codes.




FIGURE 1. Basic Operation

BURR - BROWN®

4 D C 7 C




FIGURE 2. Conversion Timing with Outputs Enabled After Conversion (CS Tied Low).

# **READING DATA**

The ADS7831 outputs full parallel data in Binary Two's Complement data output format. The parallel output will be active when  $R/\overline{C}$  (pin 23) is HIGH,  $\overline{CS}$  (pin 24) is LOW, and no conversion is in progress. Any other combination will tristate the parallel output. Valid conversion data can be read in a full parallel, 12-bit word on D11-D0 (pins 6-13 and 15-18). Refer to Table II for ideal output codes.

After the conversion is completed and the output registers have been updated,  $\overline{BUSY}$  (pin 25) will go HIGH. Valid data from the most recent conversion will be available on D11-D0 (pins 6-13 and 15-18).  $\overline{BUSY}$  going HIGH can be used to latch the data. Refer to Table III and Figures 2 and 3.

Note: For best performance, the external data bus connected to D11-D0 should not be active during a conversion. The switching noise of the external asynchronous data signals can cause digital feed through degrading the converter's performance.

The number of control lines can be reduced by tieing  $\overline{CS}$  LOW while using  $R/\overline{C}$  to initiate conversions and activate the output mode of the converter. See Figure 2.

## ANALOG INPUT

The ADS7831 has a  $\pm 2.5 V$  input range. Figures 4a and 4b show the necessary circuit connections for the ADS7831 with and without external trim. Offset and full scale error<sup>(1)</sup> specifications are tested and guaranteed with the  $50\Omega$  resistor shown in Figure 4b. This external resistor makes it possible to trim the offset  $\pm 12 mV$  using  $R_1$  and  $P_1$  as shown in Figure 4a. This resistor may be left out if the offset and gain errors will be corrected in software or if they are negligible in regards to the particular application. See the **Calibration** section of the data sheet for details.

The nominal input impedance of  $3.125k\Omega$  results from the combination of the internal resistor network shown on page 3 of this data sheet and the external  $50\Omega$  resistor. The input resistor divider network provides inherent over-voltage protection guaranteed to at least  $\pm 25$ V. The  $50\Omega$ , 1% resistor does not compromise the accuracy or drift of the converter. It has little influence relative to the internal resistors, and tighter tolerances are not required.

Note: The values shown for the internal resistors are for reference only. The exact values can vary by  $\pm 30\%$ . This is true of all resistors internal to the ADS7831. Each resistive divider is trimmed so that the proper division is achieved.

NOTE: (1) Full scale error includes offset and gain errors measured at both +FS and -FS.

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t <sub>1</sub>	Convert Pulse Width	40			ns
t <sub>2</sub>	Data Valid Delay After Start of Conversion		1310	1460	ns
t <sub>3</sub>	BUSY Delay From Start of Conversion		75	125	ns
t <sub>4</sub>	BUSY LOW		1300	1440	ns
t <sub>5</sub>	BUSY Delay After End of Conversion		90		ns
t <sub>6</sub>	Aperture Delay		20		ns
t <sub>7</sub>	Conversion Time		1285	1400	ns
t <sub>8</sub>	Acquisition Time		200	250	ns
t <sub>7</sub> & t <sub>8</sub>	Throughput Time		1485	1650	ns
t <sub>9</sub>	Bus Relinquish Time	10	55	83	ns
t <sub>10</sub>	BUSY Delay After Data Valid	20	65	100	ns
t <sub>11</sub>	R/C to CS Setup Time	10			ns
t <sub>12</sub>	Time Between Conversions	1660			ns
t <sub>13</sub>	Bus Access Time	10	30	62	ns

TABLE III. Timing Specifications ( $T_{MIN}$  to  $T_{MAX}$ ).



# **CALIBRATION**

The ADS7831 can be trimmed in hardware or software. The offset should be trimmed before the gain since the offset directly affects the gain.

## **Hardware Calibration**

To calibrate the offset and gain of the ADS7831, install the proper resistors and potentiometers as shown in Figure 4a. The calibration range is  $\pm 12 \text{mV}$  for the offset and  $\pm 30 \text{mV}$  for full scale.

Potentiometer  $P_1$  and resistor  $R_1$  form the offset adjust circuit and  $P_2$  and  $R_2$  the gain adjust circuit. The exact values are not critical.  $R_1$  and  $R_2$  should not be made any larger than the value shown. They can easily be made smaller to provide increased adjustment range. Reducing these below 15% of the indicated values could begin to adversely affect the operation of the converter.

 $P_1$  and  $P_2$  can also be made larger to reduce power dissipation. However, larger resistances will push the useful adjustment range to the edges of the potentiometer.  $P_1$  should probably not exceed  $20k\Omega$  and  $P2\ 100k\Omega$  in order to maintain reasonable sensitivity.

## Software Calibration or No Calibration

The ADS7831 does not require external resistors for its basic operation. However, the component is designed to be used with an external  $50\Omega$  resistor on the input, and the specifications apply to this condition. If this resistor is not used, the only specification that will be affected is total unadjusted error.

With the  $50\Omega$  resistor, the nominal input voltage range is  $\pm 2.5 V$  and the total unadjusted error is  $\pm 10 LSBs$  guaranteed. Without the  $50\Omega$  resistor, the nominal input voltage range will be  $\pm 2.46 V$  and the total unadjusted error is not guaranteed. While it will typically be much less, the total unadjusted error could be as high as  $\pm 20 LSBs$ .




FIGURE 3. Using  $\overline{\text{CS}}$  to Control Conversion and Read Timing.




FIGURE 4a. Circuit Diagram With External Hardware Trim.




FIGURE 4b. Circuit Diagram Without External Hardware Trim.

## REFERENCE

#### **REF**

REF (pin 3) is the output for the internal 2.5V reference. A  $0.1\mu F$  capacitor should be connected as close to the REF pin as possible. The capacitor and the output resistance of REF create a low pass filter to band limit noise on the reference. Using a smaller value capacitor will introduce more noise to the reference degrading the SNR and SINAD. The REF pin should not be used to drive external AC or DC loads.

#### CAP

CAP (pin 4) is the output of the internal reference buffer. A  $10\mu F$  capacitor should be placed as close to the CAP as possible to provide optimum switching currents for the CDAC throughout the conversion cycle and compensation for the output of the buffer. Using a capacitor any smaller than  $2.2\mu F$  can cause the output buffer to oscillate and may not have sufficient charge for the CDAC. Capacitor values larger than  $10\mu F$  will have little effect on improving performance. The voltage on the CAP pin is approximately 2V when using the internal reference, or 80% of an externally supplied reference.

# **LAYOUT**

## **POWER**

The ADS7831 uses the majority of its power for analog and static circuitry and it should be considered as an analog component. For optimum performance, tie the analog and digital +5V power pins to the same +5V power supply and tie the analog and digital grounds together.

For best performance, the  $\pm 5\mathrm{V}$  supplies can be produced from whatever analog supply is used for the rest of the analog signal conditioning. If  $\pm 12\mathrm{V}$  or  $\pm 15\mathrm{V}$  supplies are present, simple regulators can be used. The  $+5\mathrm{V}$  power for the A/D should be separate from the  $+5\mathrm{V}$  used for the system's digital logic. Connecting  $\mathrm{V}_{\mathrm{DIG}}$  (pin 27) directly to a digital supply can reduce converter performance due to switching noise from the digital logic.

Although it is not suggested, if the digital supply must be used to power the converter, be sure to properly filter the supply. Either using a filtered digital supply or a regulated analog supply, both  $V_{\text{DIG}}$  and  $V_{\text{ANA}}$  should be tied to the same +5V source.

#### **GROUNDING**

Three ground pins are present on the ADS7831. DGND (pin 22) is the digital supply ground. AGND2 (pin 5) is the analog supply ground. AGND1 (pin 2) is the ground which all analog signals internal to the A/D are referenced. AGND1 is more susceptible to current induced voltage drops and must have the path of least resistance back to the power supply.

All the ground pins of the ADS should be tied to the analog ground plane, separated from the system's digital logic ground, to achieve optimum performance. Both analog and digital ground planes should be tied to the "system" ground as near to the power supplies as possible. This helps to prevent dynamic digital ground currents from modulating the analog ground through a common impedance to power ground.

## SIGNAL CONDITIONING

The FET switches used for the sample hold on many CMOS A/D converters release a significant amount of charge injection which can cause the driving op amp to oscillate. The FET switch on the ADS7831, compared to FET switches on other CMOS A/D converters, releases 5%—10% of the charge. There is also a resistive front end which attenuates any charge which is released. The end result is a minimal requirement for the op amp on the front end. Any op amp sufficient for the signal in an application will be sufficient to the drive the ADS7831.

The resistive front end of the ADS7831 also provides a guaranteed ±25V over voltage protection. In most cases, this eliminates the need for external input protection circuitry.

#### **INTERMEDIATE LATCHES**

The ADS7831 does have tri-state outputs for the parallel port, but intermediate latches should be used if the bus will be active during conversions. If the bus is not active during conversions, the tri-state outputs can be used to isolate the A/D from other peripherals on the same bus.

Intermediate latches are beneficial on any monolithic A/D converter. The ADS7831 has an internal LSB size of  $610\mu V$ . Transients from fast switching signals on the parallel port, even when the A/D is tri-stated, can be coupled through the substrate to the analog circuitry causing degradation of converter performance.

VD62831