



# ADS7843

## TOUCH SCREEN CONTROLLER

### FEATURES

- 4-WIRE TOUCH SCREEN INTERFACE
- RATIOMETRIC CONVERSION
- SINGLE SUPPLY: 2.7V to 5V
- UP TO 125kHz CONVERSION RATE
- SERIAL INTERFACE
- PROGRAMMABLE 8- OR 12-BIT RESOLUTION
- 2 AUXILIARY ANALOG INPUTS
- FULL POWER-DOWN CONTROL


### APPLICATIONS

- PERSONAL DIGITAL ASSISTANTS
- PORTABLE INSTRUMENTS
- POINT-OF-SALES TERMINALS
- PAGERS
- TOUCH-SCREEN MONITORS

### DESCRIPTION

The ADS7843 is a 12-bit sampling analog-to-digital converter (ADC) with a synchronous serial interface and low on-resistance switches for driving touch screens. Typical power dissipation is 750 $\mu$ W at a 125kHz throughput rate and a +2.7V supply. The reference voltage ( $V_{REF}$ ) can be varied between 1V and + $V_{CC}$ , providing a corresponding input voltage range of 0V to  $V_{REF}$ . The device includes a shutdown mode which reduces typical power dissipation to under 0.5 $\mu$ W. The ADS7843 is guaranteed down to 2.7V operation.

Low power, high speed, and on-board switches make the ADS7843 ideal for battery operated systems such as personal digital assistants with resistive touch screens and other portable equipment. The ADS7843 is available in a 16-lead SSOP package and is guaranteed over the -40°C to +85°C temperature range.



# SPECIFICATIONS


At  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $+V_{CC} = +2.7\text{V}$ ,  $V_{REF} = +2.5\text{V}$ ,  $f_{SAMPLE} = 125\text{kHz}$ ,  $f_{CLK} = 16 \cdot f_{SAMPLE} = 2\text{MHz}$ , 12-bit mode, and digital inputs = GND or  $+V_{CC}$ , unless otherwise noted.

PARAMETER	CONDITIONS	ADS7843E			UNITS
		MIN	TYP	MAX	
<b>ANALOG INPUT</b>					
Full-Scale Input Span	Positive Input - Negative Input	0		$V_{REF}$	V
Absolute Input Range	Positive Input	-0.2		$+V_{CC} + 0.2$	V
	Negative Input	-0.2		+0.2	V
Capacitance			25		pF
Leakage Current			0.1		$\mu\text{A}$
<b>SYSTEM PERFORMANCE</b>					
Resolution		11	12		Bits
No Missing Codes					Bits
Integral Linearity Error				$\pm 2$	LSB <sup>(1)</sup>
Offset Error				$\pm 6$	LSB
Offset Error Match			0.1	1.0	LSB
Gain Error				$\pm 4$	LSB
Gain Error Match			0.1	1.0	LSB
Noise			30		$\mu\text{Vrms}$
Power Supply Rejection			70		dB
<b>SAMPLING DYNAMICS</b>					
Conversion Time		3		12	Clk Cycles
Acquisition Time				125	Clk Cycles
Throughput Rate					kHz
Multiplexer Settling Time			500		ns
Aperture Delay			30		ns
Aperture Jitter			100		ps
Channel-to-Channel Isolation	$V_{IN} = 2.5\text{Vp-p}$ at 50kHz		100		dB
<b>SWITCH DRIVERS</b>					
On-Resistance					$\Omega$
Y+, X+			5		$\Omega$
Y-, X-			6		$\Omega$
<b>REFERENCE INPUT</b>					
Range		1.0		$+V_{CC}$	V
Resistance	$\overline{CS} = \text{GND or } +V_{CC}$		5		G $\Omega$
Input Current	$f_{SAMPLE} = 12.5\text{kHz}$ $\overline{CS} = +V_{CC}$		13	40	$\mu\text{A}$
			2.5		$\mu\text{A}$
			0.001	3	$\mu\text{A}$
<b>DIGITAL INPUT/OUTPUT</b>					
Logic Family			CMOS		
Logic Levels, Except $\overline{PENIRQ}$				$+V_{CC} + 0.3$ $+0.8$	V
$V_{IH}$	$ I_{IH}  \leq +5\mu\text{A}$	$+V_{CC} \cdot 0.7$			V
$V_{IL}$	$ I_{IL}  \leq +5\mu\text{A}$	-0.3			V
$V_{OH}$	$I_{OH} = -250\mu\text{A}$	$+V_{CC} \cdot 0.8$		0.4	V
$V_{OL}$	$I_{OL} = 250\mu\text{A}$				V
$\overline{PENIRQ}$				0.8	V
$V_{OL}$	$T_A = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ , 100k $\Omega$ Pull-Up				V
Data Format			Straight Binary		
<b>POWER SUPPLY REQUIREMENTS</b>					
$+V_{CC}$	Specified Performance	2.7		3.6	V
Quiescent Current			280	650	$\mu\text{A}$
	$f_{SAMPLE} = 12.5\text{kHz}$		220		$\mu\text{A}$
	Shut Down Mode with DCLK = DIN = $+V_{CC}$			3	$\mu\text{A}$
Power Dissipation	$+V_{CC} = +2.7\text{V}$			1.8	mW
<b>TEMPERATURE RANGE</b>					
Specified Performance		-40		+85	$^{\circ}\text{C}$

NOTE: (1) LSB means Least Significant Bit. With  $V_{REF}$  equal to +2.5V, one LSB is 610 $\mu\text{V}$ .

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

$+V_{CC}$ to GND .....	-0.3V to +6V
Analog Inputs to GND .....	-0.3V to $+V_{CC} + 0.3V$
Digital Inputs to GND .....	-0.3V to $+V_{CC} + 0.3V$
Power Dissipation .....	250mW
Maximum Junction Temperature .....	+150°C
Operating Temperature Range .....	-40°C to +85°C
Storage Temperature Range .....	-65°C to +150°C
Lead Temperature (soldering, 10s) .....	+300°C

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## PIN DESCRIPTION

PIN	NAME	DESCRIPTION
1	$+V_{CC}$	Power Supply, 2.7V to 5V.
2	X+	X+ Position Input. ADC input Channel 1.
3	Y+	Y+ Position Input. ADC input Channel 2.
4	X-	X- Position Input.
5	Y-	Y- Position Input.
6	GND	Ground
7	IN3	Auxiliary Input 1. ADC input Channel 3.
8	IN4	Auxiliary Input 2. ADC input Channel 4.
9	$V_{REF}$	Voltage Reference Input
10	$+V_{CC}$	Power Supply, 2.7V to 5V.
11	$\overline{PENIRQ}$	Pen Interrupt. Open anode output (requires 10k $\Omega$ to 100k $\Omega$ pull-up resistor externally).
12	DOUT	Serial Data Output. Data is shifted on the falling edge of DCLK. This output is high impedance when $\overline{CS}$ is HIGH.
13	BUSY	Busy Output. This output is high impedance when $\overline{CS}$ is HIGH.
14	DIN	Serial Data Input. If $\overline{CS}$ is LOW, data is latched on rising edge of DCLK.
15	$\overline{CS}$	Chip Select Input. Controls conversion timing and enables the serial input/output register.
16	DCLK	External Clock Input. This clock runs the SAR conversion process and synchronizes serial data I/O.



## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.







## PACKAGE/ORDERING INFORMATION

PRODUCT	MAXIMUM INTEGRAL LINEARITY ERROR (LSB)	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>	SPECIFICATION TEMPERATURE RANGE	ORDERING NUMBER <sup>(2)</sup>	TRANSPORT MEDIA
ADS7843E "	$\pm 2$ "	16-Lead SSOP "	322 "	-40°C to +85°C "	ADS7843E ADS7843E/2K5	Rails Tape and Reel

NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "ADS7843E/2K5" will get a single 2500-piece Tape and Reel. For detailed Tape and Reel mechanical information, refer to Appendix B of Burr-Brown IC Data Book.






# TYPICAL PERFORMANCE CURVES

At  $T_A = +25^{\circ}\text{C}$ ,  $+V_{CC} = +2.7\text{V}$ ,  $V_{REF} = +2.5\text{V}$ ,  $f_{SAMPLE} = 125\text{kHz}$ , and  $f_{CLK} = 16 \cdot f_{SAMPLE} = 2\text{MHz}$ , unless otherwise noted.



# TYPICAL PERFORMANCE CURVES (CONT)

At  $T_A = +25^\circ\text{C}$ ,  $+V_{CC} = +2.7\text{V}$ ,  $V_{REF} = +2.5\text{V}$ ,  $f_{SAMPLE} = 125\text{kHz}$ , and  $f_{CLK} = 16 \cdot f_{SAMPLE} = 2\text{MHz}$ , unless otherwise noted.



THEORY OF OPERATION

The ADS7843 is a classic successive approximation register (SAR) analog-to-digital (A/D) converter. The architecture is based on capacitive redistribution which inherently includes a sample/hold function. The converter is fabricated on a 0.6μs CMOS process.

The basic operation of the ADS7843 is shown in Figure 1. The device requires an external reference and an external clock. It operates from a single supply of 2.7V to 5.25V. The external reference can be any voltage between 1V and +V<sub>CC</sub>. The value of the reference voltage directly sets the input range of the converter. The average reference input current depends on the conversion rate of the ADS7843.

The analog input to the converter is provided via a four-channel multiplexer. A unique configuration of low on-resistance switches allows an unselected ADC input channel to provide power and an accompanying pin to provide ground for an external device. By maintaining a differential input to the converter and a differential reference architecture, it is possible to negate the switch's on-resistance error (should this be a source of error for the particular measurement).

ANALOG INPUT

Figure 2 shows a block diagram of the input multiplexer on the ADS7843, the differential input of the A/D converter, and the converter's differential reference. Table I and Table II show the relationship between the A2, A1, A0, and SER/DFR control bits and the configuration of the ADS7843. The control bits are provided serially via the DIN pin—see the Digital Interface section of this data sheet for more details.

When the converter enters the hold mode, the voltage difference between the +IN and -IN inputs (see Figure 2) is captured on the internal capacitor array. The input current on the analog inputs depends on the conversion rate of the device. During the sample period, the source must charge the internal sampling capacitor (typically 25pF). After the capacitor has been fully charged, there is no further input current. The rate of charge transfer from the analog source to the converter is a function of conversion rate.

A2	A1	A0	X+	Y+	IN3	IN4	-IN <sup>(1)</sup>	X SWITCHES	Y SWITCHES	+REF <sup>(1)</sup>	-REF <sup>(1)</sup>
0	0	1	+IN				GND	OFF	ON	+V <sub>REF</sub>	GND
1	0	1		+IN			GND	ON	OFF	+V <sub>REF</sub>	GND
0	1	0			+IN		GND	OFF	OFF	+V <sub>REF</sub>	GND
1	1	0				+IN	GND	OFF	OFF	+V <sub>REF</sub>	GND

NOTE: (1) Internal node, for clarification only—not directly accessible by the user.

TABLE I. Input Configuration, Single-Ended Reference Mode (SER/DFR HIGH).

A2	A1	A0	X+	Y+	IN3	IN4	-IN <sup>(1)</sup>	X SWITCHES	Y SWITCHES	+REF <sup>(1)</sup>	-REF <sup>(1)</sup>
0	0	1	+IN				-Y	OFF	ON	+Y	-Y
1	0	1		+IN			-X	ON	OFF	+X	-X
0	1	0			+IN		GND	OFF	OFF	+V <sub>REF</sub>	GND
1	1	0				+IN	GND	OFF	OFF	+V <sub>REF</sub>	GND

NOTE: (1) Internal node, for clarification only—not directly accessible by the user.

TABLE II. Input Configuration, Differential Reference Mode (SER/DFR LOW).




FIGURE 1. Basic Operation of the ADS7843.




FIGURE 2. Simplified Diagram of Analog Input.

## REFERENCE INPUT

The voltage difference between +REF and -REF (see Figure 2) sets the analog input range. The ADS7843 will operate with a reference in the range of 1V to +V<sub>CC</sub>. There are several critical items concerning the reference input and its wide voltage range. As the reference voltage is reduced, the analog voltage weight of each digital output code is also reduced. This is often referred to as the LSB (least significant bit) size and is equal to the reference voltage divided by 4096. Any offset or gain error inherent in the A/D converter will appear to increase, in terms of LSB size, as the reference voltage is reduced. For example, if the offset of a given converter is 2 LSBs with a 2.5V reference, it will typically be 5 LSBs with a 1V reference. In each case, the actual offset of the device is the same, 1.22mV. With a lower reference voltage, more care must be taken to provide a clean layout including adequate bypassing, a clean (low noise, low ripple) power supply, a low-noise reference, and a low-noise input signal.

The voltage into the V<sub>REF</sub> input is not buffered and directly drives the capacitor digital-to-analog converter (CDAC) portion of the ADS7843. Typically, the input current is 13μA with V<sub>REF</sub> = 2.7V and f<sub>SAMPLE</sub> = 125kHz. This value will vary by a few microamps depending on the result of the conversion. The reference current diminishes directly with both conversion rate and reference voltage. As the current from the reference is drawn on each bit decision, clocking the converter more quickly during a given conversion period will not reduce overall current drain from the reference.

There is also a critical item regarding the reference when making measurements where the switch drivers are on. For this discussion, it's useful to consider the basic operation of

the ADS7843 as shown in Figure 1. This particular application shows the device being used to digitize a resistive touch screen. A measurement of the current Y position of the pointing device is made by connecting the X+ input to the A/D converter, turning on the Y+ and Y- drivers, and digitizing the voltage on X+ (see Figure 3 for a block diagram). For this measurement, the resistance in the X+ lead does not affect the conversion (it does affect the settling time, but the resistance is usually small enough that this is not a concern).




FIGURE 3. Simplified Diagram of Single-Ended Reference (SER/DFR HIGH, Y Switches Enabled, X+ is Analog Input).

However, since the resistance between Y+ and Y- is fairly low, the on-resistance of the Y drivers does make a small difference. Under the situation outlined so far, it would not be possible to achieve a zero volt input or a full-scale input regardless of where the pointing device is on the touch screen because some voltage is lost across the internal switches. In addition, the internal switch resistance is unlikely to track the resistance of the touch screen, providing an additional source of error.

This situation can be remedied as shown in Figure 4. By setting the SER/DFR bit LOW, the +REF and -REF inputs are connected directly to Y+ and Y-. This makes the analog-to-digital conversion ratiometric. The result of the conversion is always a percentage of the external resistance, regardless of how it changes in relation to the on-resistance of the internal switches. Note that there is an important consideration regarding power dissipation when using the ratiometric mode of operation, see the Power Dissipation section for more details.




FIGURE 4. Simplified Diagram of Differential Reference (SER/DFR LOW, Y Switches Enabled, X+ is Analog Input).

As a final note about the differential reference mode, it must be used with +V<sub>CC</sub> as the source of the +REF voltage and cannot be used with V<sub>REF</sub>. It is possible to use a high precision reference on V<sub>REF</sub> and single-ended reference mode for measurements which do not need to be ratiometric. Or, in some cases, it could be possible to power the converter directly from a precision reference. Most references can provide enough power for the ADS7843, but they might not be able to supply enough current for the external load (such as a resistive touch screen).

## DIGITAL INTERFACE

Figure 5 shows the typical operation of the ADS7843's digital interface. This diagram assumes that the source of the digital signals is a microcontroller or digital signal processor with a basic serial interface. Each communication between the processor and the converter consists of eight clock cycles. One

complete conversion can be accomplished with three serial communications, for a total of 24 clock cycles on the DCLK input.

The first eight clock cycles are used to provide the control byte via the DIN pin. When the converter has enough information about the following conversion to set the input multiplexer, switches, and reference inputs appropriately, the converter enters the acquisition (sample) mode and, if needed, the internal switches are turned on. After three more clock cycles, the control byte is complete and the converter enters the conversion mode. At this point, the input sample/hold goes into the hold mode and the internal switches may turn off. The next twelve clock cycles accomplish the actual analog-to-digital conversion. If the conversion is ratiometric (SER/DFR LOW), the internal switches are on during the conversion. A thirteenth clock cycle is needed for the last bit of the conversion result. Three more clock cycles are needed to complete the last byte (DOUT will be LOW). These will be ignored by the converter.

## Control Byte

Also shown in Figure 5 is the placement and order of the control bits within the control byte. Tables III and IV give detailed information about these bits. The first bit, the 'S' bit, must always be HIGH and indicates the start of the control byte. The ADS7843 will ignore inputs on the DIN pin until the start bit is detected. The next three bits (A2 - A0) select the active input channel or channels of the input multiplexer (see Tables I and II and Figure 2). The MODE bit determines the number of bits for each conversion, either 12 bits (LOW) or 8 bits (HIGH).

The SER/DFR bit controls the reference mode: either single-ended (HIGH) or differential (LOW). (The differential mode is also referred to as the ratiometric conversion mode.) In

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
S	A2	A1	A0	MODE	SER/DFR	PD1	PD0

TABLE III. Order of the Control Bits in the Control Byte.

BIT	NAME	DESCRIPTION
7	S	Start Bit. Control byte starts with first HIGH bit on DIN. A new control byte can start every 15th clock cycle in 12-bit conversion mode or every 11th clock cycle in 8-bit conversion mode.
6 - 4	A2 - A0	Channel Select Bits. Along with the SER/DFR bit, these bits control the setting of the multiplexer input, switches, and reference inputs, as detailed in Tables I and II.
3	MODE	12-Bit/8-Bit Conversion Select Bit. This bit controls the number of bits for the following conversion: 12-bits (LOW) or 8-bits (HIGH).
2	SER/DFR	Single-Ended/Differential Reference Select Bit. Along with bits A2 - A0, this bit controls the setting of the multiplexer input, switches, and reference inputs, as detailed in Tables I and II.
1 - 0	PD1 - PD0	Power-Down Mode Select Bits. See Table V for details.

TABLE IV. Descriptions of the Control Bits within the Control Byte.



single-ended mode, the converter's reference voltage is always the difference between the  $V_{REF}$  and GND pins. In differential mode, the reference voltage is the difference between the currently enabled switches. See Tables I and II and Figures 2 through 4 for more information. The last two bits (PD1 - PD0) select the power-down mode as shown in Table V. If both inputs are HIGH, the device is always powered up. If both inputs are LOW, the device enters a power-down mode between conversions. When a new conversion is initiated, the device will resume normal operation instantly—no delay is needed to allow the device to power up and the very first conversion will be valid. There are two power-down modes: one where  $\overline{PENIRQ}$  is disabled and one where it is enabled.

PD1	PD0	$\overline{PENIRQ}$	DESCRIPTION
0	0	Enabled	Power-down between conversions. When each conversion is finished, the converter enters a low power mode. At the start of the next conversion, the device instantly powers up to full power. There is no need for additional delays to assure full operation and the very first conversion is valid. The Y- switch is on while in power-down.
0	1	Disabled	Same as mode 00, except $\overline{PENIRQ}$ is disabled. The Y- switch is off while in power-down mode.
1	0	Disabled	Reserved for future use.
1	1	Disabled	No power-down between conversions, device is always powered.

TABLE V. Power-Down Selection.




FIGURE 5. Conversion Timing, 24-Clocks per Conversion, 8-bit Bus Interface. No DCLK Delay Required with Dedicated Serial Port.




FIGURE 6. Conversion Timing, 16-Clocks per Conversion, 8-bit Bus Interface. No DCLK Delay Required with Dedicated Serial Port.

## 16-Clocks per Conversion

The control bits for conversion  $n+1$  can be overlapped with conversion 'n' to allow for a conversion every 16 clock cycles, as shown in Figure 6. This figure also shows possible serial communication occurring with other serial peripherals between each byte transfer between the processor and the converter. This is possible provided that each conversion completes within 1.6ms of starting. Otherwise, the signal that has been captured on the input sample/hold may droop enough to affect the conversion result. Note that the ADS7843 is fully powered while other serial communications are taking place during a conversion.

## Digital Timing

Figure 7 and Table VI provide detailed timing for the digital interface of the ADS7843.

## 15-Clocks per Conversion

Figure 8 provides the fastest way to clock the ADS7843. This method will not work with the serial interface of most microcontrollers and digital signal processors as they are generally not capable of providing 15 clock cycles per serial transfer. However, this method could be used with field

programmable gate arrays (FPGAs) or application specific integrated circuits (ASICs). Note that this effectively increases the maximum conversion rate of the converter beyond the values given in the specification tables, which assume 16 clock cycles per conversion.

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
$t_{ACQ}$	Acquisition Time	1.5			$\mu$ s
$t_{DS}$	DIN Valid Prior to DCLK Rising	100			ns
$t_{DH}$	DIN Hold After DCLK HIGH	10			ns
$t_{DO}$	DCLK Falling to DOUT Valid			200	ns
$t_{DV}$	$\overline{CS}$ Falling to DOUT Enabled			200	ns
$t_{TR}$	$\overline{CS}$ Rising to DOUT Disabled			200	ns
$t_{CSS}$	$\overline{CS}$ Falling to First DCLK Rising	100			ns
$t_{CSH}$	$\overline{CS}$ Rising to DCLK Ignored	0			ns
$t_{CH}$	DCLK HIGH	200			ns
$t_{CL}$	DCLK LOW	200			ns
$t_{BD}$	DCLK Falling to BUSY Rising			200	ns
$t_{BDV}$	$\overline{CS}$ Falling to BUSY Enabled			200	ns
$t_{BTR}$	$\overline{CS}$ Rising to BUSY Disabled			200	ns

TABLE VI. Timing Specifications (+ $V_{CC}$  = +2.7V and Above,  $T_A$  =  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $C_{LOAD}$  = 50pF).




FIGURE 7. Detailed Timing Diagram.




FIGURE 8. Maximum Conversion Rate, 15-Clocks per Conversion.

The ADS7843 output data is in Straight Binary format as shown in Figure 9. This figure shows the ideal output code for the given input voltage and does not include the effects of offset, gain, or noise.



The ADS7843 provides an 8-bit conversion mode that can be used when faster throughput is needed and the digital result is not as critical. By switching to the 8-bit mode, a conversion is complete four clock cycles earlier. This could be used in conjunction with serial interfaces that provide 12-bit transfers or two conversions could be accomplished with three 8-bit transfers. Not only does this shorten each conversion by four bits (25% faster throughput), but each conversion can actually occur at a faster clock rate. This is because the internal settling time of the ADS7843 is not as critical—settling to better than 8 bits is all that is needed. The clock rate can be as much as 50% faster. The faster clock rate and fewer clock cycles combine to provide a 2x increase in conversion rate.

There are two major power modes for the ADS7843: full power (PD1 - PD0 = 11<sub>B</sub>) and auto power-down (PD1 - PD0 = 00<sub>B</sub>). When operating at full speed and 16-clocks per conversion (as shown in Figure 6), the ADS7843 spends most of its time acquiring or converting. There is little time for auto power-down, assuming that this mode is active. Therefore, the difference between full power mode and auto power-down is negligible. If the conversion rate is decreased by simply slowing the frequency of the DCLK input, the two modes remain approximately equal. However, if the DCLK frequency is kept at the maximum rate during a conversion but conversions are simply done less often, the difference between the two modes is dramatic.

A log-log plot showing the relationship between Supply Current ( $I_{DD}$ ) and Sampling Frequency ( $f_{\text{SAMPLE}}$ ) for the AD7714. The y-axis represents Supply Current in  $\mu\text{A}$ , ranging from 1 to 1000. The x-axis represents Sampling Frequency in Hz, ranging from 1k to 1M. Two curves are shown: a solid line for  $f_{\text{CLK}} = 2\text{MHz}$  and a dashed line for  $f_{\text{CLK}} = 16 \cdot f_{\text{SAMPLE}}$ . The solid line starts at approximately 6  $\mu\text{A}$  at 1k Hz and increases linearly to about 250  $\mu\text{A}$  at 100k Hz. The dashed line starts at approximately 200  $\mu\text{A}$  at 1k Hz and increases slightly to about 250  $\mu\text{A}$  at 100k Hz. The graph is for  $T_A = 25^\circ\text{C}$  and  $+V_{\text{CC}} = +2.7\text{V}$ .

$f_{\text{SAMPLE}}$ (Hz)	$I_{DD}$ ( $\mu\text{A}$ ) for $f_{\text{CLK}} = 2\text{MHz}$	$I_{DD}$ ( $\mu\text{A}$ ) for $f_{\text{CLK}} = 16 \cdot f_{\text{SAMPLE}}$
1k	~6	~200
10k	~60	~220
100k	~250	~250

Another important consideration for power dissipation is the reference mode of the converter. In the single-ended reference mode, the converter's internal switches are on only when the analog input voltage is being acquired (see Figure 5). Thus, the external device, such as a resistive touch screen, is only powered during the acquisition period. In the differential reference mode, the external device must be powered throughout the acquisition and conversion periods (see Figure 5). If the conversion rate is high, this could substantially increase power dissipation.

The following layout suggestions should provide the most optimum performance from the ADS7843. However, many portable applications have conflicting requirements concerning power, cost, size, and weight. In general, most portable devices have fairly “clean” power and grounds because most of the internal components are very low power. This situation would mean less bypassing for the converter’s power and less concern regarding grounding. Still, each situation is unique and the following suggestions should be reviewed carefully.

For optimum performance, care should be taken with the physical layout of the ADS7843 circuitry. The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections, and digital inputs that occur just prior to latching the output of the analog comparator. Thus, during any single conversion for an 'n-bit' SAR converter, there are n 'windows' in which

large external transient voltages can easily affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, and high power devices. The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event. The error can change if the external event changes in time with respect to the DCLK input.

With this in mind, power to the ADS7843 should be clean and well bypassed. A 0.1 $\mu$ F ceramic bypass capacitor should be placed as close to the device as possible. A 1 $\mu$ F to 10 $\mu$ F capacitor may also be needed if the impedance of the connection between +V<sub>CC</sub> and the power supply is high.

The reference should be similarly bypassed with a 0.1 $\mu$ F capacitor. If the reference voltage originates from an op amp, make sure that it can drive the bypass capacitor without oscillation. The ADS7843 draws very little current from the reference on average, but it does place larger demands on the reference circuitry over short periods of time (on each rising edge of DCLK during a conversion).

The ADS7843 architecture offers no inherent rejection of noise or voltage variation in regards to the reference input. This is of particular concern when the reference input is tied to the power supply. Any noise and ripple from the supply will appear directly in the digital results. While high frequency noise can be filtered out, voltage variation due to line frequency (50Hz or 60Hz) can be difficult to remove.

The GND pin should be connected to a clean ground point. In many cases, this will be the “analog” ground. Avoid connections which are too near the grounding point of a microcontroller or digital signal processor. If needed, run a ground trace directly from the converter to the power supply entry or battery connection point. The ideal layout will include an analog ground plane dedicated to the converter and associated analog circuitry.

In the specific case of use with a resistive touch screen, care should be taken with the connection between the converter and the touch screen. Since resistive touch screens have fairly low resistance, the interconnection should be as short and robust as possible. Longer connections will be a source of error, much like the on-resistance of the internal switches. Likewise, loose connections can be a source of error when the contact resistance changes with flexing or vibrations.