

SBAS215 - JULY 2001

16-Bit, 500kHz, MicroPower Sampling ANALOG-TO-DIGITAL CONVERTER

FEATURES

- HIGH-SPEED PARALLEL INTERFACE
- 500kHz SAMPLING RATE
- LOW POWER: 85mW at 500kHz
- INTERNAL 2.5V REFERENCE
- UNIPOLAR INPUT RANGE
- TQFP-32 PACKAGE


APPLICATIONS

- CT SCANNERS
- HIGH SPEED DATA ACQUISITION
- TEST AND INSTRUMENTATION
- MEDICAL EQUIPMENT

DESCRIPTION

The ADS8322 is a 16-bit, 500kHz Analog-to-Digital (A/D) converter with an internal 2.5V reference. The device includes a 16-bit capacitor-based Successive Approximation Register (SAR) A/D converter with inherent sample-and-hold. The ADS8322 offers a full 16-bit interface, or an 8-bit option where data is read using two read cycles and 8 pins.

The ADS8322 is available in a TQFP-32 package and is guaranteed over the industrial –40°C to +85°C temperature range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ABSOLUTE MAXIMUM RATINGS(1)

$ \begin{array}{llllllllllllllllllllllllllllllllllll$	/ /))) S S S S
Lead Temperature: Vapor Phase (soldering, 60s)	


NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PIN CONFIGURATION



PIN ASSIGNMENTS

PIN	NAME	DESCRIPTION	PIN	NAME	DESCRIPTION
1	DB15	Data Bit 15 (MSB)	20	CLOCK	An external CMOS compatible clock can be applied
2	DB14	Data Bit 14			to the CLOCK input to synchronize the conversion
3	DB13	Data Bit 13			process to an external source.
4	DB12	Data Bit 12	21	CONVST	Convert Start
5	DB11	Data Bit 11	22	RD	Synchronization pulse for the parallel output.
6	DB10	Data Bit 10	23	BYTE	Selects 8 most significant bits (LOW) or 8 least
3	DB9	Data Bit 9			significant bits (HIGH). Data valid on pins 9-16.
8	DB8	Data Bit 8	24	CS	Chip Select
9	DB7	Data Bit 7	25	-IN	Inverting Input Channel
10	DB6	Data Bit 6	26	+IN	Noninverting Input Channel
11	DB5	Data Bit 5	27	AGND	Analog Ground
12	DB4	Data Bit 4	28	+V _A	Analog Power Supply, +5VDC.
13	DB3	Data Bit 3	29	NC	No Connect
14	DB2	Data Bit 2	30	NC	No Connect
15	DB1	Data Bit 1	31	REF _{IN}	Reference Input. When using the internal 2.5V refer-
16	DB0	Data Bit 0 (LSB)			ence tie this pin directly to REF _{OUT} .
17	BUSY	High when a conversion is in progress.	32	REF _{OUT}	Reference Output. A 0.1µF capacitor should be con-
18	+V _D	Digital Power Supply, +5VDC.			nected to this pin when the internal reference is used.
19	DGND	Digital Ground			useu.

PACKAGE/ORDERING INFORMATION

PRODUCT	MAXIMUM INTEGRAL LINEARITY ERROR (LSB)	NO MISSING CODES ERROR (LSB)	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFICATION TEMPERATURE RANGE	ORDERING NUMBER ⁽¹⁾	TRANSPORT MEDIA
ADS8322Y	±8	14	TQFP-32	351	-40°C to 85°C	ADS8322Y/250	Tape and Reel
"	"	"	"	"	"	ADS8322Y/2K	Tape and Reel
ADS8322YB	±6	15	TQFP-32	351	-40°C to 85°C	ADS8322YB/250	Tape and Reel
"	"	"	"	"	"	ADS8322YB/2K	Tape and Reel

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K indicates 2000 devices per reel). Ordering 2000 pieces of "ADS8322Y/2K" will get a single 2000-piece Tape and Reel.



ELECTRICAL CHARACTERISTICS: $+V_A = +5V$


At -40°C to $+85^{\circ}\text{C}$, $+\text{V}_{\text{A}}$ = +5V, V_{REF} = +2.5V, f_{SAMPLE} = 500kHz, and f_{CLK} = $20 \cdot \text{f}_{\text{SAMPLE}}$, unless otherwise specified.

		ADS8322Y			Δ	1		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
RESOLUTION			16			*		Bits
ANALOG INPUT								
Full-Scale Input Span ⁽¹⁾	+IN - (-IN)	0		+2V _{REF}	*		*	V
Absolute Input Range	+IN ′	-0.1		V _A + 0.1	*		*	l v
Abbolate input Italige	-IN	-0.1		+0.5	*		*	l v
Conneitones	—IIV	-0.1	25	+0.5	7	J.	~	pF
Capacitance			25			*		
Leakage Current			±1			*		nA
SYSTEM PERFORMANCE								
No Missing Codes		14			15			Bits
Integral Linearity Error			±4	±8		±3	±6	LSBs(2)
Offset Error			±1.0	±2		±0.5	±1	mV
Gain Error ⁽³⁾			±0.25	±0.50		±0.12	±0.25	% of FSF
Common-Mode Rejection Ratio	At DC		70	±0.50		*		dB
-	At DC							1
Noise	A4 EEEE . Out-ut O-d-		60			*		μVrms
Power Supply Rejection Ratio	At FFFF _H Output Code		±3			*		LSBs
SAMPLING DYNAMICS								
Conversion Time				1.6			*	μs
Acquisition Time				0.4			*	μs
Throughput Rate				500			*	kHz
Aperture Delay			50			*		ns
Aperture Jitter			30			*		ps
Small-Signal Bandwidth			20			*		MHz
Step Response			100			*		ns
<u> </u>		-				•		
DYNAMIC CHARACTERISTICS	., 5,, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,							
Total Harmonic Distortion ⁽⁴⁾	$V_{IN} = 5Vp-p$ at $100kHz$		-90			-93		dB
SINAD	V _{IN} = 5Vp-p at 100kHz		81			83		dB
Spurious Free Dynamic Range	V _{IN} = 5Vp-p at 100kHz		94			96		dB
REFERENCE OUTPUT								
Voltage	$I_{OUT} = 0$	2.475	2.50	2.525	2.48	*	2.52	V
Source Current	Static Load			10			*	μΑ
Drift	I _{OUT} = 0		20			*		pp[/°C
Line Regulation	4.75V ≤ V _{CC} ≤ 5.25V		0.6			*		mV
REFERENCE INPUT								
Range		1.5		2.55	*		*	l v
Resistance ⁽⁵⁾	to Internal Reference Voltage	1.0	10	2.00		*	"	kΩ
	is massing to a single					-		
DIGITAL INPUT/OUTPUT			01400			٠.		
Logic Family			CMOS			*		
Logic Levels:								
V_{IH}	I _{IH} ≤ +5μA	3.0		+V _A	*		*	V
V_{IL}	I _{IL} ≤ +5μΑ	-0.3		0.8	*		*	V
V _{OH}	I _{OH} = 2 TTL Loads	4.0			*			V
V _{OL}	I _{OL} = 2 TTL Loads			0.4			*	l v
Data Format	-OL = 2 2000	St	l raight Bina			*		'
		+		,		,		
POWER-SUPPLY REQUIREMENT			0.,					
Logic Family		1	CMOS			*		
+V _A		4.75	5	5.25	*	*	*	V
+V _D		4.75	5	5.25	*	*	*	V
Supply Current	f _{SAMPLE} = 500kHz		17	25		*	*	mA
Power Dissipation	f _{SAMPLE} = 500kHz		85	125		*	*	mW
1 CWC Blookaton								
TEMPERATURE RANGE								

^{*} Specifications same as ADS8322Y.

NOTES: (1) Ideal input span; does not include gain or offset error. (2) LSB means Least Significant Bit, with V_{REF} equal to +2.5V; 1LSB = 76 μ V. (3) Measured relative to an ideal, full-scale input (+In - (-In)) of 4.9999V. Thus, gain error includes the error of the internal voltage reference. (4) Calculated on the first nine harmonics of the input frequency. (5) Can vary $\pm 30\%$.

TIMING DIAGRAM



TIMING CHARACTERISTICS(1)(2)

All specifications typical at -40° C to $+85^{\circ}$ C, $+V_D = +5V$.


			AD\$8322A			ADS8322B		
PARAMETER	SYMBOL	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Conversion Time	t _{CONV}			1.6			*	μs
Acquisition Time	t _{ACQ}			0.4			*	μs
CLOCK Period	t ₁	100			*			ns
CLOCK High Time	t ₂	40			*			ns
CLOCK Low Time	t ₃	40			*			ns
CONVST Low to Clock High	t ₄	10			*			ns
CLOCK High to CONVST High	t ₅	5			*			ns
CONVST Low Time	t ₆	20			*			ns
CONVST Low to BUSY High	t ₇			25			*	ns
CS Low to CONVST Low	t ₈	0			*			ns
CONVST High	t ₉	20			*			ns
CLOCK Low to CONVST Low	t ₁₀	0			*			ns
CLOCK High to BUSY Low	t ₁₁			25			*	ns
CS High	t ₁₂	0			*			ns
CS Low to RD Low	t ₁₃	0			*			ns
RD High to CS High	t ₁₄	0			*			ns
RD Low Time	t ₁₅	50			*			ns
RD Low to Data Valid	t ₁₆	40			*			ns
Data Hold from RD High	t ₁₇	5			*			ns
BYTE Change to RD Low(3)	t ₁₈	0			*			ns
RD High Time	t ₁₉	20			*			ns


NOTES: (1) All input signals are specified with $t_R = t_F = 5$ ns (10% to 90% of V_{DD}) and timed from a voltage level of $(V_{IL} + V_{IH})/2$. (2) See timing diagram, above. (3) BYTE is asynchronous; when BYTE is 0, bits 15 through 0 appear at DB15-DB0. When BUSY is 1, bits 15 through 8 appear on DB7-DB0. \overline{RD} may remain low between changes in BYTE.


Jis Tarres


TYPICAL CHARACTERISTICS


At -40°C to $+85^{\circ}\text{C}$, $+V_{A}$ = +5V, V_{REF} = +2.5V, f_{SAMPLE} = 500kHz, and f_{CLK} = $20 \cdot f_{SAMPLE}$, unless otherwise specified.


















TYPICAL CHARACTERISTICS (Cont.)


At -40°C to $+85^{\circ}\text{C}$, $+\text{V}_{\text{A}}$ = +5V, V_{REF} = +2.5V, f_{SAMPLE} = 500kHz, and f_{CLK} = 20 • f_{SAMPLE} , unless otherwise specified.











Jis Tarra

THEORY OF OPERATION

The ADS8322 is a high-speed Successive Approximation Register (SAR) A/D converter with an internal 2.5V bandgap reference. The architecture is based on capacitive redistribution which inherently includes a sample-and-hold function. The basic operating circuit for the ADS8322 is shown in Figure 1.

The ADS8322 requires an external clock to run the conversion process. The clock can be run continuously or it can be gated to conserve power between conversions. This clock can vary between 25kHz (1.25kHz throughput) and 10MHz (500kHz throughput). The duty cycle of the clock is unimportant as long as the minimum HIGH and LOW times are at least 40ns and the clock period is at least 100ns. The minimum clock frequency is governed by the parasitic leakage of the Capacitive Digital-to-Analog (CDAC) capacitors internal to the ADS8322.

The analog input is provided to two input pins, +IN and -IN. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

REFERENCE

Under normal operation, the REF_{OUT} pin should be directly connected to the REF_{IN} pin to provide an internal +2.5V reference to the ADS8322. The ADS8322 can operate, however, with an external reference in the range of 1.5V to 2.6V for a corresponding full-scale range of 3.0V to 5.2V.

The internal reference of the ADS8322 is double-buffered. If the internal reference is used to drive an external load, a buffer is provided between the reference and the load applied to the REF_{OUT} pin (the internal reference can typically source and sink $10\mu A$ of current). If an external reference is used, the second buffer provides isolation between the external reference and the CDAC. This buffer is also used to recharge all of the CDAC capacitors during conversion.

ANALOG INPUT

When the converter enters Hold mode, the voltage difference between the +IN and -IN inputs is captured on the internal capacitor array. The voltage on the -IN input is




FIGURE 1. Typical Circuit Configuration.

Lia T----

limited between -0.1V and 0.5V, allowing the input to reject small signals which are common to both the +IN and -IN inputs. The +IN input has a range of -0.1V to $+V_A + 0.1V$.

The input current on the analog inputs depends upon a number of factors: sample rate, input voltage, and source impedance. Essentially, the current into the ADS8322 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (25pF) to a 16-bit settling level within the acquisition time (400ns) of the device. When the converter goes into Hold mode, the input impedance is greater than $1G\Omega$.

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the –IN input should not drop below GND – 100mV or exceed GND + 0.5V. The +IN input should always remain within the range of GND – 100mV to $V_{\rm A}$ + 100mV. Outside of these ranges, the converter's linearity may not meet specifications. To minimize noise, low-bandwidth input signals with lowpass filters should be used.

DIGITAL INTERFACE

TIMING AND CONTROL

See the timing diagram in the Timing Characteristics section for detailed information on timing signals and their requirement.

The ADS8322 uses an external clock (CLOCK) which controls the conversion rate of the CDAC. With a 10MHz external clock, the A/D converter sampling rate is 500kHz, which corresponds to a 2µs maximum throughput time.

Conversions are initiated by bringing the $\overline{\text{CONVST}}$ pin LOW for a minimum of 20ns (after the 20ns minimum requirement has been met, the $\overline{\text{CONVST}}$ pin can be brought HIGH), while $\overline{\text{CS}}$ is LOW. The ADS8322 will switch from Sample-to-Hold mode on the falling edge of the $\overline{\text{CONVST}}$ command. Following the first rising edge of the external clock after a $\overline{\text{CONVST}}$ LOW, the ADS8322 will begin conversion (this first rising edge of the external clock represents the start of clock cycle one; the ADS8322 requires 16 rising clock edges to complete a conversion). The BUSY output will go HIGH immediately following $\overline{\text{CONVST}}$ going LOW. BUSY will stay HIGH through the conversion process and return LOW when the conversion has ended.

Both \overline{RD} and \overline{CS} can be HIGH during and before a conversion (although \overline{CS} must be LOW when \overline{CONVST} goes LOW to initiate a conversion). Both the \overline{RD} and \overline{CS} pins are brought LOW in order to enable the parallel output bus with the conversion.

READING DATA

The ADS8322 outputs full parallel data in Straight Binary format, as shown in Table I. The parallel output will be active when \overline{CS} and \overline{RD} are both LOW. The output data should not be read 125ns prior to the falling edge of \overline{CONVST} and 10ns after the falling edge. Any other combination of \overline{CS} and \overline{RD} will tri-state the parallel output. Refer to Table I for ideal output codes.

DESCRIPTION	ANALOG VALUE	DIGITAL OUTPUT STRAIGHT BINARY				
Full-Scale Range	2 • V _{REF}					
Least Significant	2 • V _{REF} /65535					
Bit (LSB)		BINARY CODE	HEX CODE			
+Full Scale	2V _{REF} – 1 LSB	1111 1111 1111 1111	FFFF			
Midscale	V_{REF}	1000 0000 0000 0000	8000			
Midscale - 1LSB	V _{REF} - 1 LSB	0111 1111 1111 1111	7FFF			
Zero	0V	0000 0000 0000 0000	0000			

TABLE I. Ideal Input Voltages and Output Codes.

BYTE

The output data will appear as a full 16-bit word on DB15-DB0 (MSB-LSB), if BYTE is LOW. The result may also be read on an 8-bit bus by using only DB7-DB0. In this case two reads are necessary. The first, as before, leaving BYTE LOW and reading the 8 least significant bits on DB7-DB0, then bringing BYTE HIGH. When BYTE is HIGH, the upper 8 bits (D15-D8) will appear on DB7-DB0.

NOISE

Figure 2 shows the transition noise of the ADS8322. A low-level DC input was applied to the analog-input pins and the converter was put through 8,192 conversions. The digital output of the A/D converter will vary in output code due to the internal noise of the ADS8322. This is true for all 16-bit SAR-type A/D converters. Using a histogram to plot the output codes, the distribution should appear bell-shaped




FIGURE 2. Histogram of 8,192 Conversions of a Low Level DC Input.



with the peak of the bell curve representing the nominal code for the input value. The $\pm 1\sigma$, $\pm 2\sigma$, and $\pm 3\sigma$ distributions will respectively represent the 68.3%, 95.5%, and 99.7% of all codes. The transition noise can be calculated by dividing the number of codes measured by six and this will yield the $\pm 3\sigma$ distribution, or 99.7%, of all codes. Statistically, up to three codes could fall outside the distribution when executing 1,000 conversions. The ADS8322, with five output codes for the $\pm 3\sigma$ distribution, will yield a $<\pm 0.8$ LSB transition noise at 5V operation. Remember that to achieve this lownoise performance, the peak-to-peak noise of the input signal and reference must be $<50\mu V$.

AVERAGING

The noise of the A/D converter can be compensated by averaging the digital codes. By averaging conversion results, transition noise will be reduced by a factor of $1/\sqrt{n}$, where n is the number of averages. For example, averaging 4 conversion results will reduce the transition noise by 1/2 to ± 0.25 LSBs. Averaging should only be used for input signals with frequencies near DC.

For AC signals, a digital filter can be used to low-pass filter and decimate the output codes. This works in a similar manner to averaging: for every decimation by 2, the signal-to-noise ratio will improve 3dB.

LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS8322 circuitry. This is particularly true if the CLOCK input is approaching the maximum throughput rate.

As the ADS8322 offers single-supply operation, it will often be used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it will be to achieve good performance from the converter.

The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections and digital inputs that occur just prior to latching the output of the analog comparator. Thus, during any single conversion for an n-bit SAR converter, there are n "windows" in which large external transient voltages can affect the conversion result. Such glitches might originate from switching power supplies, or nearby digital logic or high-power devices.

The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event. Their error can change if the external event changes in time with respect to the CLOCK input.

On average, the ADS8322 draws very little current from an external reference, as the reference voltage is internally buffered. If the reference voltage is external and originates from an op amp, make sure that it can drive the bypass capacitor or capacitors without oscillation.

The AGND and DGND pins should be connected to a clean ground point. In all cases, this should be the "analog" ground. Avoid connections which are too close to the grounding point of a microcontroller or digital signal processor. If required, run a ground trace directly from the converter to the power supply entry point. The ideal layout will include an analog ground plane dedicated to the converter and associated analog circuitry.

As with the GND connections, V_{DD} should be connected to a +5V power supply plane, or trace, that is separate from the connection for digital logic until they are connected at the power entry point. Power to the ADS8322 should be clean and well bypassed. A 0.1 μF ceramic bypass capacitor should be placed as close to the device as possible. In addition, a 1 μF to $10 \mu F$ capacitor is recommended. If needed, an even larger capacitor and a 5Ω or 10Ω series resistor may be used to low-pass filter a noisy supply. In some situations, additional bypassing may be required, such as a $100 \mu F$ electrolytic capacitor, or even a "Pi" filter made up of inductors and capacitors—all designed to essentially lowpass filter the +5V supply, removing the high-frequency noise.

Jis Tours

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products. www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265