

# 16－Bit，8－Channel Serial Output Sampling ANALOG－TO－DIGITAL CONVERTER 

## FEATURES

－PIN FOR PIN WITH ADS7844
－SINGLE SUPPLY：2．7V to 5V
－8－CHANNEL SINGLE－ENDED OR 4－CHANNEL DIFFERENTIAL INPUT
－UP TO 100kHz CONVERSION RATE
－84dB SINAD
－SERIAL INTERFACE
－QSOP－20 AND SSOP－20 PACKAGES

## APPLICATIONS

－DATA ACQUISITION
－TEST AND MEASUREMENT
－INDUSTRIAL PROCESS CONTROL
－PERSONAL DIGITAL ASSISTANTS
－BATTERY－POWERED SYSTEMS

## DESCRIPTION

The ADS8344 is an 8 －channel， 16 －bit sampling ana－ log－to－digital converter（ADC）with a synchronous serial interface．Typical power dissipation is 10 mW at a 100 kHz throughput rate and a +5 V supply．The reference voltage $\left(\mathrm{V}_{\text {REF }}\right)$ can be varied between 500 mV and $\mathrm{V}_{\mathrm{CC}}$ ，providing a corresponding input voltage range of 0 V to $\mathrm{V}_{\text {REF }}$ ．The device includes a shutdown mode which reduces power dissipation to under $15 \mu \mathrm{~W}$ ． The ADS8344 is guaranteed down to 2.7 V operation．

Low power，high speed，and on－board multiplexer make the ADS8344 ideal for battery operated systems such as personal digital assistants，portable multi－ channel data loggers，and measurement equipment． The serial interface also provides low－cost isolation for remote data acquisition．The ADS8344 is available in a QSOP－20 or a SSOP－20 package and is guaran－ teed over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range．


## SPECIFICATION: +5V

At $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+5 \mathrm{~V}$, $\mathrm{f}_{\text {SAMPLE }}=100 \mathrm{kHz}$, and $\mathrm{f}_{\mathrm{CLK}}=24 \cdot \mathrm{f}_{\text {SAMPLE }}=2.4 \mathrm{MHz}$, unless otherwise noted.

| PARAMETER | CONDITIONS | ADS8344E, N |  |  | ADS8344EB, NB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ANALOG INPUT <br> Full-Scale Input Span Absolute Input Range <br> Capacitance Leakage Current | Positive Input - Negative Input <br> Positive Input <br> Negative Input | $\begin{gathered} 0 \\ -0.2 \\ -0.2 \end{gathered}$ | $\begin{aligned} & 25 \\ & \pm 1 \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\text {REF }} \\ +\mathrm{V}_{\mathrm{CC}}+0.2 \\ +1.25 \end{gathered}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | V <br> V <br> V <br> pF <br> $\mu \mathrm{A}$ |
| SYSTEM PERFORMANCE <br> Resolution <br> No Missing Codes <br> Integral Linearity Error <br> Offset Error <br> Offset Error Match <br> Gain Error <br> Gain Error Match <br> Noise <br> Power Supply Rejection | $+4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<5.25 \mathrm{~V}$ | 14 | $\begin{gathered} 16 \\ \\ 1.2 \\ 1.0 \\ 20 \\ 3 \end{gathered}$ | $\begin{gathered} 8 \\ \pm 2 \\ 4 \\ \pm 0.05 \\ 4 \end{gathered}$ | 15 | * <br> * <br> * <br> * <br> * | $\begin{gathered} 6 \\ \pm 1 \\ * \\ \pm 0.024 \\ * \end{gathered}$ | $\begin{gathered} \text { Bits } \\ \text { Bits } \\ \mathrm{LSB} \\ \mathrm{mV} \\ \mathrm{LSB}^{(1)} \\ \% \\ \mathrm{LSB} \\ \mu \mathrm{Vrms} \\ \mathrm{LSB}^{(1)} \end{gathered}$ |
| SAMPLING DYNAMICS <br> Conversion Time <br> Acquisition Time <br> Throughput Rate <br> Multiplexer Settling Time <br> Aperture Delay <br> Aperture Jitter <br> Internal Clock Frequency <br> External Clock Frequency | $\overline{\mathrm{SHDN}}=\mathrm{V}_{\mathrm{DD}}$ <br> Data Transfer Only | $\begin{gathered} 4.5 \\ \\ \\ \\ 0.024 \\ 0 \end{gathered}$ | $\begin{gathered} 500 \\ 30 \\ 100 \\ 2.4 \end{gathered}$ | $\begin{gathered} 16 \\ 100 \\ \\ \\ 2.4 \\ 2.4 \end{gathered}$ | * <br> * <br> * | $\begin{aligned} & * \\ & * \\ & * \\ & * \\ & * \end{aligned}$ | * <br> * <br> * <br> * | Clk Cycles Clk Cycles kHz <br> ns <br> ns <br> ps <br> MHz <br> MHz <br> MHz |
| DYNAMIC CHARACTERISTICS <br> Total Harmonic Distortion ${ }^{(2)}$ Signal-to-(Noise + Distortion) Spurious Free Dynamic Range Channel-to-Channel Isolation | $\begin{aligned} & \mathrm{V}_{\mathbb{I N}}=5 \mathrm{Vp}-\mathrm{p} \text { at } 10 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{Vp}-\mathrm{p} \text { at } 10 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{Vp}-\mathrm{p} \text { at } 10 \mathrm{kHz} \\ & \mathrm{~V}_{\mathbb{I N}}=5 \mathrm{Vp}-\mathrm{p} \text { at } 10 \mathrm{kHz} \end{aligned}$ |  | $\begin{gathered} -90 \\ 86 \\ 92 \\ 100 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| REFERENCE INPUT <br> Range <br> Resistance Input Current | $\begin{gathered} \text { DCLK Static } \\ \mathrm{f}_{\text {SAMPLE }}=12.5 \mathrm{kHz} \\ \text { DCLK Static } \end{gathered}$ | 0.5 | $\begin{gathered} 5 \\ 40 \\ 2.5 \\ 0.001 \end{gathered}$ | $\begin{gathered} +V_{\mathrm{CC}} \\ 100 \\ 3 \end{gathered}$ | * | $\begin{aligned} & * \\ & * \\ & * \\ & * \\ & * \end{aligned}$ | * <br> * <br> * | $\begin{aligned} & \mathrm{V} \\ & \mathrm{G} \Omega \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| DIGITAL INPUT/OUTPUT <br> Logic Family Logic Levels $\mathrm{V}_{I H}$ <br> $V_{\text {IL }}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{OL}}$ <br> Data Format | $\begin{aligned} & \left\|\mathrm{I}_{\mathrm{IH}}\right\| \leq+5 \mu \mathrm{~A} \\ & \left\|\mathrm{I}_{\mathrm{IL}}\right\| \leq+5 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=250 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} 3.0 \\ -0.3 \\ 3.5 \end{gathered}$ | CMOS <br> aight Bin | $\begin{gathered} 5.5 \\ +0.8 \\ \\ 0.4 \end{gathered}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | * <br> * | * <br> * <br> * | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| POWER SUPPLY REQUIREMENTS $+\mathrm{V}_{\mathrm{CC}}$ <br> Quiescent Current <br> Power Dissipation | Specified Performance $\begin{gathered} \mathrm{f}_{\mathrm{SAMPLE}}=100 \mathrm{kHz} \\ \text { Power-Down Mode }{ }^{(3)}, \overline{\mathrm{CS}}=+\mathrm{V}_{\mathrm{CC}} \end{gathered}$ | 4.75 | $\begin{aligned} & 1.5 \\ & 300 \\ & \\ & 7.5 \end{aligned}$ | $\begin{gathered} 5.25 \\ 2.0 \\ \\ 3 \\ 10 \end{gathered}$ | * | * | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mathrm{~mW} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specified Performance |  | -40 |  | +85 | * |  | * | ${ }^{\circ} \mathrm{C}$ |

* Same specifications as ADS8344E.

NOTES: (1) LSB means Least Significant Bit. With $V_{\text {REF }}$ equal to +5.0 V , one LSB is $76 \mu \mathrm{~V}$. (2) First nine harmonics of the test frequency. (3) Auto power-down mode (PD1 = PD0 = 0) active or SHDN = GND.

## SPECIFICATION: +2.7V

At $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+2.5 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=100 \mathrm{kHz}$, and $\mathrm{f}_{\mathrm{CLK}}=24 \cdot \mathrm{f}_{\text {SAMPLE }}=2.4 \mathrm{MHz}$, unless otherwise noted.

| PARAMETER | CONDITIONS | ADS8344E, N |  |  | ADS8344EB, NB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ANALOG INPUT <br> Full-Scale Input Span Absolute Input Range <br> Capacitance Leakage Current | Positive Input - Negative Input <br> Positive Input <br> Negative Input | $\begin{gathered} 0 \\ -0.2 \\ -0.2 \end{gathered}$ | $\begin{aligned} & 25 \\ & \pm 1 \end{aligned}$ | $\begin{gathered} V_{\text {REF }} \\ +V_{\mathrm{CC}}+0.2 \\ +0.2 \end{gathered}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{pF} \\ \mu \mathrm{~A} \end{gathered}$ |
| SYSTEM PERFORMANCE <br> Resolution <br> No Missing Codes Integral Linearity Error <br> Offset Error <br> Offset Error Match <br> Gain Error <br> Gain Error Match <br> Noise <br> Power Supply Rejection | $+2.7<\mathrm{V}_{\mathrm{CC}}<+3.3 \mathrm{~V}$ | 14 | 16 <br> 1.2 $\begin{gathered} 1 \\ 20 \\ 3 \end{gathered}$ | $\begin{gathered} 12 \\ \pm 1 \\ 4 \\ \pm 0.05 \\ 4 \end{gathered}$ | 15 | * <br> * <br> * <br> * <br> * | $\begin{gathered} 8 \\ 0.5 \\ * \\ \pm 0.0024 \\ * \end{gathered}$ | Bits Bits LSB mV LSB $\%$ of FSR LSB $\mu \mathrm{Vrms}$ LSB $(1)$ |
| SAMPLING DYNAMICS <br> Conversion Time <br> Acquisition Time <br> Throughput Rate <br> Multiplexer Settling Time <br> Aperture Delay <br> Aperture Jitter <br> Internal Clock Frequency <br> External Clock Frequency | $\overline{\mathrm{SHDN}}=\mathrm{V}_{\mathrm{DD}}$ <br> Data Transfer Only | $\begin{gathered} 4.5 \\ \\ \\ \\ 0.024 \\ 0 \end{gathered}$ | $\begin{gathered} 500 \\ 30 \\ 100 \\ 2.4 \end{gathered}$ | $\begin{array}{r} 16 \\ 100 \\ \\ 2.0 \\ 2.0 \end{array}$ | * <br> * <br> * | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ | * <br> * <br> * <br> * | Clk Cycles Clk Cycles kHz <br> ns <br> ns <br> ps <br> MHz <br> MHz <br> MHz |
| DYNAMIC CHARACTERISTICS <br> Total Harmonic Distortion ${ }^{(2)}$ Signal-to-(Noise + Distortion) Spurious Free Dynamic Range Channel-to-Channel Isolation | $\begin{aligned} \mathrm{V}_{\mathrm{IN}} & =2.5 \mathrm{Vp}-\mathrm{p} \text { at } 1 \mathrm{kHz} \\ \mathrm{~V}_{\mathrm{IN}} & =2.5 \mathrm{Vp}-\mathrm{p} \text { at } 1 \mathrm{kHz} \\ \mathrm{~V}_{\mathrm{IN}} & =2.5 \mathrm{Vp}-\mathrm{p} \text { at } 1 \mathrm{kHz} \\ \mathrm{~V}_{\mathrm{IN}} & =2.5 \mathrm{Vp}-\mathrm{p} \text { at } 10 \mathrm{kHz} \end{aligned}$ |  | $\begin{gathered} -90 \\ 86 \\ 92 \\ 100 \end{gathered}$ |  |  | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| REFERENCE INPUT <br> Range <br> Resistance Input Current | $\begin{gathered} \text { DCLK Static } \\ \mathrm{f}_{\text {SAMPLE }}=12.5 \mathrm{kHz} \\ \text { DCLK Static } \end{gathered}$ | 0.5 | $\begin{gathered} 5 \\ 13 \\ 2.5 \\ 0.001 \end{gathered}$ | $\begin{gathered} +V_{\mathrm{CC}} \\ 40 \\ 3 \\ \hline \end{gathered}$ | * | $\begin{aligned} & * \\ & * \\ & * \\ & * \\ & * \end{aligned}$ | * <br> * <br> * | V <br> G $\Omega$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| DIGITAL INPUT/OUTPUT <br> Logic Family <br> Logic Levels <br> $\mathrm{V}_{\mathrm{IH}}$ <br> $\mathrm{V}_{\text {IL }}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $V_{\text {OL }}$ <br> Data Format | $\begin{aligned} & \left\|\mathrm{I}_{\mathrm{IH}}\right\| \leq+5 \mu \mathrm{~A} \\ & \left\|\mathrm{I}_{\mathrm{LL}}\right\| \leq+5 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=250 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} +\mathrm{V}_{\mathrm{cc}} \cdot 0.7 \\ \quad-0.3 \\ +\mathrm{V}_{\mathrm{cc}} \cdot 0.8 \end{gathered}$ | cMOS <br> aight Bin | $\begin{gathered} 5.5 \\ +0.8 \\ \\ 0.4 \end{gathered}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | * <br> * | * * <br> * | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| POWER SUPPLY REQUIREMENTS $+\mathrm{V}_{\mathrm{CC}}$ <br> Quiescent Current <br> Power Dissipation | Specified Performance $\begin{gathered} \mathrm{f}_{\mathrm{SAMPLE}}=100 \mathrm{kHz} \\ \text { Power-Down Mode }{ }^{(3)}, \overline{\mathrm{CS}}=+\mathrm{V}_{\mathrm{CC}} \end{gathered}$ | 2.7 | $\begin{aligned} & 1.2 \\ & 220 \\ & \\ & 3.2 \end{aligned}$ | $\begin{gathered} 3.6 \\ 1.85 \\ \\ 3 \\ 5 \end{gathered}$ | * | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mathrm{~mW} \end{gathered}$ |
| TEMPERATURE RANGE Specified Performance |  | -40 |  | +85 | * |  | * | ${ }^{\circ} \mathrm{C}$ |

* Same specifications as ADS8344E.

NOTES: (1) LSB means Least Significant Bit. With $V_{\text {REF }}$ equal to +2.5 V , one LSB is $38 \mu \mathrm{~V}$. (2) First nine harmonics of the test frequency. (3) Auto power-down mode (PD1 = PD0 = 0) active or SHDN = GND.

PIN CONFIGURATION


ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## PIN DESCRIPTIONS

| PIN | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | CHO | Analog Input Channel 0. |
| 2 | CH1 | Analog Input Channel 1. |
| 3 | CH2 | Analog Input Channel 2. |
| 4 | CH3 | Analog Input Channel 3. |
| 5 | CH4 | Analog Input Channel 4. |
| 6 | CH5 | Analog Input Channel 5. |
| 7 | CH6 | Analog Input Channel 6. |
| 8 | CH7 | Analog Input Channel 7. |
| 9 | COM | Ground reference for analog inputs. Sets zero code voltage in single ended mode. Connect this pin to ground or ground reference point. |
| 10 | $\overline{\text { SHDN }}$ | Shutdown. When LOW, the device enters a very low power shutdown mode. |
| 11 | $V_{\text {REF }}$ | Voltage Reference Input. See Specification Table for ranges. |
| 12 | $+\mathrm{V}_{\text {CC }}$ | Power Supply, 2.7V to 5V. |
| 13 | GND | Ground |
| 14 | GND | Ground |
| 15 | $\mathrm{D}_{\text {OUT }}$ | Serial Data Output. Data is shifted on the falling edge of $\mathrm{D}_{\text {CLK }}$. This output is high impedance when $\overline{\mathrm{CS}}$ is high. |
| 16 | BUSY | Busy Output. Busy goes low when the DIN control bits are being read and also when the device is converting. The Output is high impedance when $\overline{\mathrm{CS}}$ is High. |
| 17 | $\mathrm{D}_{\text {IN }}$ | Serial Data Input. If $\overline{\mathrm{CS}}$ is LOW, data is latched on rising edge of $D_{\text {CLK }}$. |
| 18 | $\overline{\mathrm{CS}}$ | Chip Select Input. Active LOW. Data will not be clocked into $D_{\text {IN }}$ unless $\overline{C S}$ is low. When $\overline{C S}$ is high $D_{\text {OUT }}$ is high impedance. |
| 19 | CLK | External Clock Input. The clock speed determines the conversion rate by the equation $\mathrm{f}_{\text {CLK }}=24 \cdot \mathrm{f}_{\text {SAMPLE }}$. |
| 20 | $+\mathrm{V}_{\mathrm{CC}}$ | Power Supply |

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

| PRODUCT | MINIMUM RELATIVE ACCURACY (LSB) | MAXIMUM GAIN ERROR (\%) | SPECIFICATION TEMPERATURE RANGE | PACKAGE | PACKAGE DRAWING NUMBER | ORDERING NUMBER ${ }^{(1)}$ | TRANSPORT MEDIA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS8344E | 8 | $\pm 0.05$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | QSOP-20 | $349$ | $\begin{gathered} \text { ADS8344E } \\ \text { ADS8344E/2K5 } \end{gathered}$ | Rails Tape and Reel |
| ADS8344N | " | " ${ }^{\prime}$ | " | SSOP-20 | 334 | ADS8344N | Rails <br> Tape and Reel |
| ADS8344EB | 6 | $\pm 0.024$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | QSOP-20 | $349$ | ADS8344EB ADS8344EB/2K5 | Rails <br> Tape and Reel |
| ADS8344NB | " | " | " | SSOP-20 | 334 <br>  | $\begin{gathered} \text { ADS8344NB } \\ \text { ADS8344NB/1K } \end{gathered}$ | Rails Tape and Reel |

NOTES: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "ADS8344E/2K5" will get a single 2500-piece Tape and Reel.

## TYPICAL PERFORMANCE CURVES: +5V

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+5 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=100 \mathrm{kHz}$, and $\mathrm{f}_{\mathrm{CLK}}=24 \cdot \mathrm{f}_{\text {SAMPLE }}=2.4 \mathrm{MHz}$, unless otherwise noted.



SIGNAL-TO-NOISE RATIO AND SIGNAL-TO(NOISE+DISTORTION) vs INPUT FREQUENCY





## TYPICAL PERFORMANCE CURVES: +5V (Cont.)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{SAMPLE}}=100 \mathrm{kHz}$, and $\mathrm{f}_{\mathrm{CLK}}=24 \cdot \mathrm{f}_{\text {SAMPLE }}=2.4 \mathrm{MHz}$, unless otherwise noted.



## TYPICAL PERFORMANCE CURVES: +2.7V

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+2.5 \mathrm{~V}, \mathrm{f}_{\mathrm{SAMPLE}}=100 \mathrm{kHz}$, and $\mathrm{f}_{\mathrm{CLK}}=24 \cdot \mathrm{f}_{\text {SAMPLE }}=2.4 \mathrm{MHz}$, unless otherwise noted.


SIGNAL-TO-NOISE RATIO AND SIGNAL-TO(NOISE+DISTORTION) vs INPUT FREQUENCY

FREQUENCY SPECTRUM
4096 Point $\mathrm{FFT} ; \mathrm{f}_{\mathrm{IN}}=1.001 \mathrm{kHz},-0.2 \mathrm{~dB}$ )


## TYPICAL PERFORMANCE CURVES: +2.7V (Cont.)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+2.5 \mathrm{~V}, \mathrm{f}_{\mathrm{SAMPLE}}=100 \mathrm{kHz}$, and $\mathrm{f}_{\mathrm{CLK}}=24 \cdot \mathrm{f}_{\mathrm{SAMPLE}}=2.4 \mathrm{MHz}$, unless otherwise noted.






## THEORY OF OPERATION

The ADS8344 is a classic successive approximation register (SAR) analog-to-digital (A/D) converter. The architecture is based on capacitive redistribution which inherently includes a sample/hold function. The converter is fabricated on a $0.6 \mu \mathrm{~s}$ CMOS process.
The basic operation of the ADS8344 is shown in Figure 1. The device requires an external reference and an external clock. It operates from a single supply of 2.7 V to 5.25 V . The external reference can be any voltage between 500 mV and $+\mathrm{V}_{\mathrm{CC}}$. The value of the reference voltage directly sets the input range of the converter. The average reference input current depends on the conversion rate of the ADS8344.

The analog input to the converter is differential and is provided via an eight-channel multiplexer. The input can be provided in reference to a voltage on the COM pin (which is generally ground) or differentially by using four of the eight input channels (CH0-CH7). The particular configuration is selectable via the digital interface.

| A2 | A1 | A0 | CH0 | CH1 | CH2 | CH3 | CH4 | CH5 | CH6 | CH7 | COM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | +IN |  |  |  |  |  |  |  | -IN |
| 1 | 0 | 0 |  | $+\mathbb{N}$ |  |  |  |  |  |  | -IN |
| 0 | 0 | 1 |  |  | +IN |  |  |  |  |  | -IN |
| 1 | 0 | 1 |  |  |  | +IN |  |  |  |  | -IN |
| 0 | 1 | 0 |  |  |  |  | +IN |  |  |  | -IN |
| 1 | 1 | 0 |  |  |  |  |  | +IN |  |  | -IN |
| 0 | 1 | 1 |  |  |  |  |  |  | +IN |  | -IN |
| 1 | 1 | 1 |  |  |  |  |  |  |  | $+\mathbb{I N}$ | -IN |

TABLE I. Single-Ended Channel Selection (SGL/DIF HIGH).

## ANALOG INPUT

Figure 2 shows a block diagram of the input multiplexer on the ADS8344. The differential input of the converter is derived from one of the eight inputs in reference to the COM pin or four of the eight inputs. Table I and Table II show the relationship between the $\mathrm{A} 2, \mathrm{~A} 1, \mathrm{~A} 0$, and $\mathrm{SGL} / \overline{\mathrm{DIF}}$ control bits and the configuration of the analog multiplexer. The control bits are provided serially via the DIN pin, see the Digital Interface section of this data sheet for more details.
When the converter enters the hold mode, the voltage difference between the +IN and -IN inputs (see Figure 2) is captured on the internal capacitor array. The voltage on the -IN input is limited between -0.2 V and 1.25 V , allowing the input to reject small signals which are common to both the +IN and -IN input. The +IN input has a range of -0.2 V to $+\mathrm{V}_{\mathrm{CC}}+0.2 \mathrm{~V}$.

The input current on the analog inputs depends on the conversion rate of the device. During the sample period, the source must charge the internal sampling capacitor (typi-

| A2 | A1 | A0 | CHO | CH1 | CH2 | CH3 | CH4 | CH5 | CH6 | CH7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | +IN | -IN |  |  |  |  |  |  |
| 0 | 0 | 1 |  |  | $+\mathrm{IN}$ | -IN |  |  |  |  |
| 0 | 1 | 0 |  |  |  |  | $+\mathrm{IN}$ | -IN |  |  |
| 0 | 1 | 1 |  |  |  |  |  |  | $+\mathrm{IN}$ | -IN |
| 1 | 0 | 0 | -IN | +IN |  |  |  |  |  |  |
| 1 | 0 | 1 |  |  | $-\mathrm{IN}$ | +IN |  |  |  |  |
| 1 | 1 | 0 |  |  |  |  | -IN | $+\mathrm{IN}$ |  |  |
| 1 | 1 | 1 |  |  |  |  |  |  | -IN | $+\mathrm{IN}$ |

TABLE II. Differential Channel Control (SGL/ $\overline{\mathrm{DIF}}$ LOW).


FIGURE 1. Basic Operation of the ADS8344.


FIGURE 2. Simplified Diagram of the Analog Input.
cally 25 pF ). After the capacitor has been fully charged, there is no further input current. The rate of charge transfer from the analog source to the converter is a function of conversion rate.

## REFERENCE INPUT

The external reference sets the analog input range. The ADS8344 will operate with a reference in the range of 100 mV to $+\mathrm{V}_{\mathrm{CC}}$. Keep in mind that the analog input is the difference between the +IN input and the -IN input as shown in Figure 2. For example, in the single-ended mode, a 1.25 V reference, and with the COM pin grounded, the selected input channel (CH0 - CH7) will properly digitize a signal in the range of 0 V to 1.25 V . If the COM pin is connected to 0.5 V , the input range on the selected channel is 0.5 V to 1.75 V .
There are several critical items concerning the reference input and its wide voltage range. As the reference voltage is reduced, the analog voltage weight of each digital output code is also reduced. This is often referred to as the LSB (least significant bit) size and is equal to the reference voltage divided by 65536. Any offset or gain error inherent in the A/D converter will appear to increase, in terms of LSB size, as the reference voltage is reduced. For example, if the offset of a given converter is 2 LSBs with a 2.5 V reference, then it will typically be 10 LSBs with a 0.5 V reference. In each case, the actual offset of the device is the same, $76.3 \mu \mathrm{~V}$.

Likewise, the noise or uncertainty of the digitized output will increase with lower LSB size. With a reference voltage of 500 mV , the LSB size is $7.6 \mu \mathrm{~V}$. This level is below the internal noise of the device. As a result, the digital output code will not be stable and vary around a mean value by a number of LSBs. The distribution of output codes will be gaussian and the noise can be reduced by simply averaging consecutive conversion results or applying a digital filter.
With a lower reference voltage, care should be taken to provide a clean layout including adequate bypassing, a clean (low noise, low ripple) power supply, a low-noise reference, and a low-noise input signal. Because the LSB size is lower, the converter will also be more sensitive to nearby digital signals and electromagnetic interference.
The voltage into the $\mathrm{V}_{\text {REF }}$ input is not buffered and directly drives the capacitor digital-to-analog converter (CDAC) portion of the ADS8344. Typically, the input current is $13 \mu \mathrm{~A}$ with a 2.5 V reference. This value will vary by microamps depending on the result of the conversion. The reference current diminishes directly with both conversion rate and reference voltage. As the current from the reference is drawn on each bit decision, clocking the converter more quickly during a given conversion period will not reduce overall current drain from the reference.

## DIGITAL INTERFACE

The ADS8344 has a four-wire serial interface compatible with several microprocessor families (note that the digital inputs are over-voltage tolerant up to +5.5 V , regardless of $+\mathrm{V}_{\mathrm{CC}}$. Figure 3 shows the typical operation of the ADS8344 digital interface.
Most microprocessors communicate using 8-bit transfers; the ADS8344 can complete a conversion with three such transfers, for a total of 24 clock cycles on the DCLK input, provided the timing is as shown in Figure 3.
The first eight clock cycles are used to provide the control byte via the DIN pin. When the converter has enough information about the following conversion to set the input multiplexer appropriately, it enters the acquisition (sample) mode. After four more clock cycles, the control byte is complete and the converter enters the conversion mode. At this point, the input sample/hold goes into the hold mode. The next sixteen clock cycles accomplish the actual A/D conversion.

## Control Byte

Also, shown in Figure 3 is the placement and order of the control bits within the control byte. Table III and IV give detailed information about these bits. The first bit, the "S" bit, must always be HIGH and indicates the start of the control byte. The ADS8344 will ignore inputs on the DIN pin until the start bit is detected. The next three bits (A2-A0) select the active input channel or channels of the input multiplexer (see Tables I and II and Figure 2).
The SGL/DIF-bit controls the multiplexer input mode: either single-ended mode, the selected input channel is referenced to the COM pin. In differential mode, the two selected


FIGURE 3. Conversion Timing, 24-Clocks per Conversion, 8-Bit Bus Interface. No DCLK delay required with dedicated serial port.
inputs provide a differential input. See Tables I and II and Figure 2 for more information. The last two bits (PD1 - PD0) select the power-down mode and clock mode as shown in Table V. If both PD1 and PD0 are HIGH, the device is always powered up. If both PD1 and PD0 are low, the device enters a power-down mode between conversions. When a new conversion is initiated, the device will resume normal operation instantly-no delay is needed to allow the device to power up and the very first conversion will be valid.

## Clock Modes

The ADS8344 can be used with an external serial clock or an internal clock to perform the successive-approximation conversion. In both clock modes, the external clock shifts data in and out of the device. Internal clock mode is selected when PD1 is HIGH and PD0 is LOW.

## External Clock Mode

In external clock mode, the external clock not only shifts data in and out of the ADS8344, it also controls the A/D conversion steps. BUSY will go HIGH for one clock period after the last bit of the control byte is shifted in. Successiveapproximation bit decisions are made and appear at DOUT on each of the next 16 SCLK falling edges (Figure 3). Figure 4 shows the BUSY timing in external clock mode.

| Bit 7 <br> (MSB) | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 <br> (LSB) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | A2 | A1 | A0 | - | SGL/DIF | PD1 | PD0 |


| BIT | NAME | DESCRIPTION |
| :--- | :---: | :--- |
| 7 | S | Start Bit. Control byte starts with first HIGH bit on <br> DIN. |
| $6-4$ | A2-A0 | Channel Select Bits. Along with the SGL/DIF bit, <br> these bits control the setting of the multiplexer input <br> as detailed in Tables I and II. <br> Single-Ended/Differential Select Bit. Along with bits <br> A2-A0, this bit controls the setting of the multiplexer <br> input as detailed in Tables I and II. <br> Sower-Down Mode Select Bits. See Table V for <br> details. |

TABLE IV. Descriptions of the Control Bits within the Control Byte.

| PD0 | PD1 | Description |
| :---: | :---: | :--- |
| 0 | 0 | Power-down between conversions. When each <br> conversion is finished, the converter enters a low <br> power mode. At the start of the next conversion, <br> the device instantly powers up to full power. There <br> is no need for additional delays to assure full <br> operation and the very first conversion is valid. <br> 0 |
| 1 | 0 | Internal clock mode. |
| 1 | 1 | Reserved for future use. <br> No power-down between conversions, device al- <br> ways powered. |

TABLE V. Power-Down Selection.

TABLE III. Order of the Control Bits in the Control Byte.


FIGURE 4. Detailed Timing Diagram.

Since one clock cycle of the serial clock is consumed with BUSY going high (while the MSB decision is being made), 16 additional clocks must be given to clock out all 16 bits of data; thus, one conversion takes a minimum of 25 clock cycles to fully read the data. Since most microprocessors communicate in 8-bit transfers, this means that an additional transfer must be made to capture the LSB.
There are two ways of handling this requirement. One is shown in Figure 3, where the beginning of the next control byte appears at the same time the LSB is being clocked out of the ADS8344. This method allows for maximum throughput and 24 clock cycles per conversion.
The other method is shown in Figure 5, which uses 32 clock cycles per conversion; the last seven clock cycles simply shift out zeros on the DOUT line. BUSY and DOUT go into a high-impedance state when $\overline{\mathrm{CS}}$ goes high; after the next $\overline{\mathrm{CS}}$ falling edge, BUSY will go LOW.

## Internal Clock Mode

In internal clock mode, the ADS8344 generates its own conversion clock internally. This relieves the microprocessor from having to generate the SAR conversion clock and allows the conversion result to be read back at the processor's convenience, at any clock rate up to 2.4 MHz . BUSY goes HIGH at the start of conversion and then returns LOW when the conversion is complete. During the conversion, BUSY will remain LOW for a maximum of $8 \mu \mathrm{~s}$. Also, during the conversion, SCLK should remain LOW to achieve the best noise performance. The conversion result is stored in an internal register; the data may be clocked out of this register any time after the conversion is complete.

If $\overline{\mathrm{CS}}$ is LOW when BUSY goes LOW following a conversion, the next falling edge of the external serial clock will write out the MSB on the DOUT line. The remaining bits (D14-D0) will be clocked out on each successive clock cycle following the MSB. If $\overline{\mathrm{CS}}$ is HIGH when BUSY goes LOW then the DOUT line will remain in tri-state until $\overline{\mathrm{CS}}$ goes LOW (Figure 6). $\overline{\mathrm{CS}}$ does not need to remain LOW once a conversion has started. Note that BUSY is not tri-stated when $\overline{\mathrm{CS}}$ goes HIGH in internal clock mode.
Data can be shifted in and out of the ADS8344 at clock rates exceeding 2.4 MHz , provided that the minimum acquisition time $\mathrm{t}_{\mathrm{ACQ}}$, is kept above $1.7 \mu \mathrm{~s}$.

## Digital Timing

Figure 4 and Tables VI and VII provide detailed timing for the digital interface of the ADS8344.

| SYMBOL | DESCRIPTION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {ACQ }}$ | Acquisition Time | 1.5 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DS}}$ | DIN Valid Prior to DCLK Rising | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | DIN Hold After DCLK HIGH | 10 |  |  | ns |
| $\mathrm{t}_{\mathrm{DO}}$ | DCLK Falling to DOUT Valid |  |  | 200 | ns |
| $\mathrm{t}_{\mathrm{DV}}$ | $\overline{\mathrm{CS}}$ Falling to DOUT Enabled |  |  | 200 | ns |
| $\mathrm{t}_{\mathrm{TR}}$ | $\overline{\mathrm{CS}}$ Rising to DOUT Disabled |  |  | 200 | ns |
| $\mathrm{t}_{\mathrm{CSS}}$ | $\overline{\mathrm{CS}}$ Falling to First DCLK Rising | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{CSH}}$ | $\overline{\mathrm{CS}}$ Rising to DCLK Ignored | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | DCLK HIGH | 200 |  |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | DCLK LOW | 200 |  |  | ns |
| $\mathrm{t}_{\mathrm{BD}}$ | DCLK Falling to BUSY Rising |  |  | 200 | ns |
| $\mathrm{t}_{\mathrm{BDV}}$ | $\overline{\mathrm{CS}}$ Falling to BUSY Enabled |  |  | 200 | ns |
| $\mathrm{t}_{\mathrm{BTR}}$ | $\overline{\mathrm{CS}}$ Rising to BUSY Disabled |  |  | 200 | ns |

TABLE VI. Timing Specifications $\left(+\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}\right.$ to 3.6 V , $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{LOAD}}=50 \mathrm{pF}\right)$.


FIGURE 5.


FIGURE 6.

| SYMBOL | DESCRIPTION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{ACQ}}$ | Acquisition Time | 1.7 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DS}}$ | DIN Valid Prior to DCLK Rising | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | DIN Hold After DCLK HIGH | 10 |  |  | ns |
| $\mathrm{t}_{\mathrm{DO}}$ | DCLK Falling to DOUT Valid |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{DV}}$ | $\overline{\mathrm{CS}}$ Falling to DOUT Enabled |  |  | 70 | ns |
| $\mathrm{t}_{\text {TR }}$ | $\overline{\mathrm{CS}}$ Rising to DOUT Disabled |  |  | 70 | ns |
| $\mathrm{t}_{\mathrm{CSS}}$ | $\overline{\mathrm{CS}}$ Falling to First DCLK Rising | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{CSH}}$ | $\overline{\mathrm{CS}}$ Rising to DCLK Ignored | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | DCLK HIGH | 150 |  |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | DCLK LOW | 150 |  |  | ns |
| $\mathrm{t}_{\mathrm{BD}}$ | DCLK Falling to BUSY Rising |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{BDV}}$ | $\overline{\mathrm{CS}}$ Falling to BUSY Enabled |  |  | 70 | ns |
| $\mathrm{t}_{\mathrm{BTR}}$ | $\overline{\mathrm{CS}}$ Rising to BUSY Disabled |  |  | 70 | ns |

TABLE VII. Timing Specifications $\left(+\mathrm{V}_{\mathrm{CC}}=+4.75 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{LOAD}}=50 \mathrm{pF}\right)$.

## Data Format

The ADS8344 output data is in straight binary format as shown in Figure 7. This figure shows the ideal output code for the given input voltage and does not include the effects of offset, gain, or noise.


FIGURE 7. Ideal Input Voltages and Output Codes.

## POWER DISSIPATION

There are three power modes for the ADS8344: full power (PD1 - PD0 $=11 \mathrm{~B})$, auto power-down $(P D 1-\mathrm{PD} 0=00 \mathrm{~B})$, and shutdown ( $\overline{\mathrm{SHDN}} \mathrm{LOW}$ ). The effects of these modes varies depending on how the ADS8344 is being operated. For example, at full conversion rate and 24 -clocks per conversion, there is very little difference between full power mode and auto power-down, a shutdown ( $\overline{\mathrm{SHDN}} \mathrm{LOW}$ ) will not lower power dissipation
When operating at full-speed and 24 -clocks per conversion (as shown in Figure 3), the ADS8344 spends most of its time acquiring or converting. There is little time for auto powerdown, assuming that this mode is active. Thus, the difference between full power mode and auto power-down is negligible. If the conversion rate is decreased by simply
slowing the frequency of the DCLK input, the two modes remain approximately equal. However, if the DCLK frequency is kept at the maximum rate during a conversion, but conversions are simply done less often, then the difference between the two modes is dramatic. In the latter case, the converter spends an increasing percentage of its time in power-down mode (assuming the auto power-down mode is active).
If DCLK is active and $\overline{\mathrm{CS}}$ is LOW while the ADS8344 is in auto power-down mode, the device will continue to dissipate some power in the digital logic. The power can be reduced to a minimum by keeping $\overline{\mathrm{CS}} \mathrm{HIGH}$.
Operating the ADS8344 in auto power-down mode will result in the lowest power dissipation, and there is no conversion time "penalty" on power-up. The very first conversion will be valid. $\overline{\text { SHDN }}$ can be used to force an immediate power-down.

## NOISE

The noise floor of the ADS8344 itself is extremely low, as can be seen from Figures 8 thru 11, and is much lower than competing A/D converters. The ADS8344 was tested at both 5 V and 2.7 V and in both the internal and external clock modes. A low level DC input was applied to the analog input pins and the converter was put through 5,000 conversions. The digital output of the A/D converter will vary in output code due to the internal noise of the ADS8344. This is true for all 16-bit SAR-type A/D converters. Using a histogram to plot the output codes, the distribution should appear bellshaped with the peak of the bell curve representing the nominal code for the input value. The $\pm 1 \sigma, \pm 2 \sigma$, and $\pm 3 \sigma$ distributions will represent the $68.3 \%, 95.5 \%$, and $99.7 \%$, respectively, of all codes. The transition noise can be calculated by dividing the number of codes measured by 6 and this will yield the $\pm 3 \sigma$ distribution or $99.7 \%$ of all codes. Statistically, up to 3 codes could fall outside the distribution when executing 1000 conversions. The ADS8344, with < 3 output codes for the $\pm 3 \sigma$ distribution, will yield a< $<0.5 \mathrm{LSB}$ transition noise at 5 V operation. Remember, to achieve this low noise performance, the peak-to-peak noise of the input signal and reference must be $<50 \mu \mathrm{~V}$.


FIGURE 8. Histogram of 5000 Conversions of a DC Input at the Code Transition, 5V operation external clock mode.


FIGURE 9. Histogram of 5000 Conversions of a DC Input at the Code Center, 5 V operation internal clock mode.


FIGURE 10. Histogram of 5000 Conversions of a DC Input at the Code Transition, 2.7V operation external clock mode.


FIGURE 11. Histogram of 5000 Conversions of a DC Input at the Code Center, 2.7 V operation internal clock mode.

## AVERAGING

The noise of the A/D converter can be compensated by averaging the digital codes. By averaging conversion results, transition noise will be reduced by a factor of $1 / \sqrt{n}$, where $n$ is the number of averages. For example, averaging 4 conver-
sion results will reduce the transition noise by $1 / 2$ to $\pm 0.25$ LSBs. Averaging should only be used for input signals with frequencies near DC.
For AC signals, a digital filter can be used to low pass filter and decimate the output codes. This works in a similar manner to averaging; for every decimation by 2 , the signal-to-noise ratio will improve 3 dB .

## LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS8344 circuitry. This is particularly true if the reference voltage is low and/or the conversion rate is high.
The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections, and digital inputs that occur just prior to latching the output of the analog comparator. Thus, during any single conversion for an n-bit SAR converter, there are n "windows" in which large external transient voltages can easily affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, and high power devices. The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event. The error can change if the external event changes in time with respect to the DCLK input.
With this in mind, power to the ADS8344 should be clean and well bypassed. A $0.1 \mu \mathrm{~F}$ ceramic bypass capacitor should be placed as close to the device as possible. In addition, a $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ capacitor and a $5 \Omega$ or $10 \Omega$ series resistor may be used to lowpass filter a noisy supply.
The reference should be similarly bypassed with a $0.1 \mu \mathrm{~F}$ capacitor. Again, a series resistor and large capacitor can be used to lowpass filter the reference voltage. If the reference voltage originates from an op amp, make sure that it can drive the bypass capacitor without oscillation (the series resistor can help in this case). The ADS8344 draws very little current from the reference on average, but it does place larger demands on the reference circuitry over short periods of time (on each rising edge of DCLK during a conversion).
The ADS8344 architecture offers no inherent rejection of noise or voltage variation in regards to the reference input. This is of particular concern when the reference input is tied to the power supply. Any noise and ripple from the supply will appear directly in the digital results. While high frequency noise can be filtered out as discussed in the previous paragraph, voltage variation due to line frequency $(50 \mathrm{~Hz}$ or 60 Hz ) can be difficult to remove.
The GND pin should be connected to a clean ground point. In many cases, this will be the "analog" ground. Avoid connections which are too near the grounding point of a microcontroller or digital signal processor. If needed, run a ground trace directly from the converter to the power supply entry point. The ideal layout will include an analog ground plane dedicated to the converter and associated analog circuitry.

