#### 查询ADUM1210BRZ-RL7供应商

## 捷多邦,专业PCB打样工厂,24小时加急出货

# **ANALOG DEVICES**

# Dual-Channel Digital Isolator ADuM1210

### **FEATURES**

Narrow body, RoHS-compliant, 8-lead SOIC Low power operation **5 V operation** 1.1 mA per channel maximum @ 0 Mbps to 2 Mbps 3.7 mA per channel maximum @ 10 Mbps **3 V operation** 0.8 mA per channel maximum @ 0 Mbps to 2 Mbps 2.2 mA per channel maximum @ 10 Mbps 3 V/5 V level translation High temperature operation: 105°C High data rate: dc to 10 Mbps (NRZ) **Precise timing characteristics** 3 ns maximum pulse width distortion 3 ns maximum channel-to-channel matching High common-mode transient immunity: >25 kV/µs Safety and regulatory approvals **UL** recognition 2500 V rms for 1 minute per UL 1577 CSA Component Acceptance Notice #5A VDE certificate of conformity DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12  $V_{IORM} = 560 V peak$ 

### APPLICATIONS

Size-critical multichannel isolation SPI interface/data converter isolation RS-232/RS-422/RS-485 transceiver isolation Digital field bus isolation Gate drive interface


### **GENERAL DESCRIPTION**

The ADuM1210<sup>1</sup> is a dual-channel, digital isolator based on Analog Devices, Inc. *i*Coupler<sup>®</sup> technology. Combining high speed CMOS and monolithic transformer technology, this isolation component provides outstanding performance characteristics superior to alternatives such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, *i*Coupler devices remove the design difficulties commonly associated with optocouplers. The concerns of the typical optocoupler regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple *i*Coupler digital interfaces and stable performance characteristics. The need for external drivers and other discrete components is eliminated with *i*Coupler products. Furthermore, *i*Coupler devices consume one-tenth to one-sixth the power of optocouplers at comparable signal data rates.

The ADuM1210 isolator provides two independent isolation channels operable with the supply voltage on either side, ranging from 2.7 V to 5.5 V. This provides compatibility with lower voltage systems and enables voltage translation functionality across the isolation barrier. In addition, the ADuM1210 provides low pulse width distortion (<3 ns) and tight channel-to-channel matching (<3 ns). Unlike other optocoupler alternatives, the ADuM1210 isolator has a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down conditions. Furthermore, as an alternative to the ADuM1200 dual-channel digital isolator that defaults to an output high condition, the ADuM1210 outputs default to a logic low state when input power is off.

<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 7,075,329. Other patents pending.



### FUNCTIONAL BLOCK DIAGRAM

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com

# TABLE OF CONTENTS

Features 1
Applications1
General Description1
Functional Block Diagram1
Revision History
Specifications
Electrical Characteristics—5 V Operation
Electrical Characteristics—3 V Operation5
Electrical Characteristics—Mixed 5 V/3 V or 3 V/5 V
Operation7
Package Characteristics9
Regulatory Information9
Insulation and Safety-Related Specifications9
DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12
Insulation Characteristics10
Recommended Operating Conditions10

### **REVISION HISTORY**

### 6/07—Rev. B to Rev. C

Updated VDE Certification Throughout	1
Changes to Features, Applications, and Note 1	1
Changes to DC Specifications in Table 1	3
Changes to DC Specifications in Table 2	5
Changes to DC Specifications in Table 3	7
Added Endnote 2 to Table 4	9
Changes to Regulatory Information Section	9
Changes to Table 7	10
Added Table 10	11
Added Insulation Lifetime Section	15

### 3/07—Rev. A to Rev. B

Changes to Table 1	• •	3
--------------------	-----	---

### 2/06—Rev. 0 to Rev. A

Updated Format	Universal
Added Note 1	1
Changes to Absolute Maximum Ratings	
Changes to DC Correctness and Magnetic Field	
Immunity Section	

#### 7/05—Revision 0: Initial Version

Absolute Maximum Ratings 1	11
ESD Caution 1	11
Pin Configuration and Function Descriptions 1	12
Typical Performance Characteristics 1	13
Applications Information 1	14
PC Board Layout 1	14
Propagation Delay-Related Parameters1	14
DC Correctness and Magnetic Field Immunity 1	14
Power Consumption 1	15
Insulation Lifetime 1	15
Outline Dimensions 1	17
Ordering Guide 1	17

### **SPECIFICATIONS** ELECTRICAL CHARACTERISTICS—5 V OPERATION

 $4.5 \text{ V} \le \text{V}_{\text{DD1}} \le 5.5 \text{ V}$ ,  $4.5 \text{ V} \le \text{V}_{\text{DD2}} \le 5.5 \text{ V}$ . All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at  $T_A = 25^{\circ}\text{C}$ ,  $V_{\text{DD1}} = V_{\text{DD2}} = 5 \text{ V}$ . All voltages are relative to their respective ground.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, per Channel, Quiescent	I <sub>DDI (Q)</sub>		0.50	0.60	mA	
Output Supply Current, per Channel, Quiescent	I <sub>DDO (Q)</sub>		0.19	0.25	mA	
Total Supply Current, Two Channels <sup>1</sup>						
DC to 2 Mbps						
VDD1 Supply Current	IDD1 (Q)		1.1	1.4	mA	DC to 1 MHz logic signal frequency
V <sub>DD2</sub> Supply Current	DD2 (Q)		0.5	0.8	mA	DC to 1 MHz logic signal frequency
10 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>		4.3	5.5	mA	5 MHz logic signal frequency
V <sub>DD2</sub> Supply Current	IDD2 (10)		1.3	2.0	mA	5 MHz logic signal frequency
Input Currents	I <sub>IA</sub> , I <sub>IB</sub>	-10	+0.01	+10	μA	$0 V \leq V_{IA}, V_{IB} \leq V_{DD1}$
Logic High Input Threshold	VIH	$0.7 \times V_{DD1}$			V	
Logic Low Input Threshold	VIL			$0.3 \times V_{DD1}$	V	
Logic High Output Voltages	Vоан <b>,</b> Vовн	V <sub>DD2</sub> - 0.1	5.0		V	$I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$
5 5 1 5		$V_{DD2} - 0.5$	4.8		V	$I_{0x} = -4 \text{ mA}, V_{1x} = V_{1xH}$
Logic Low Output Voltages	VOAL, VOBL		0.0	0.1	V	$I_{Ox} = 20 \ \mu A$ , $V_{Ix} = V_{IxL}$
5 . 5			0.04	0.1	V	$I_{Ox} = 400 \ \mu A, V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
Minimum Pulse Width <sup>2</sup>	PW			100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>3</sup>		10			Mbps	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>4</sup>	tphl, tplh	20		50	ns	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			15	ns	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>6</sup>	<b>t</b> <sub>PSKCD</sub>			3	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>6</sup>	t <sub>PSKOD</sub>			15	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Common-Mode Transient Immunity at Logic High Output <sup>7</sup>	CM <sub>H</sub>	25	35		kV/μs	$V_{Ix} = V_{DD1}$ , $V_{CM} = 1000$ V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>7</sup>	CM∟	25	35		kV/μs	$V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	fr		1.2		Mbps	
Input Dynamic Supply Current, per Channel <sup>8</sup>	I <sub>DDI (D)</sub>		0.19		mA/Mbps	
Output Dynamic Supply Current, per Channel <sup>8</sup>	Iddo (d)		0.05		mA/Mbps	

<sup>1</sup> Supply current values are for both channels running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 4 through Figure 6 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 7 through Figure 8 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate.

<sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>3</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

- <sup>4</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the rising edge of the V<sub>Ox</sub> signal.
- <sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
- <sup>6</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
- <sup>7</sup> CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8 V_{DD2}$ . CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 < 0.8 V$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
- <sup>8</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 4 through Figure 6 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

### **ELECTRICAL CHARACTERISTICS—3 V OPERATION**

 $2.7 \text{ V} \le \text{V}_{\text{DD1}} \le 3.6 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{DD2}} \le 3.6 \text{ V}$ . All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = V_{DD2} = 3.0$  V. All voltages are relative to their respective ground.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS	Symbol		ιγρ	Max	onic	
Input Supply Current, per Channel,	IDDI (O)		0.26	0.35	mA	
Quiescent	IDDI (Q)		0.20	0.55	110.	
Output Supply Current, per Channel, Quiescent	Iddo (Q)		0.11	0.20	mA	
Total Supply Current, Two Channels <sup>1</sup>						
DC to 2 Mbps						
VDD1 Supply Current	IDD1 (Q)		0.6	1.0	mA	DC to 1 MHz logic signal frequency
V <sub>DD2</sub> Supply Current	IDD2 (Q)		0.2	0.6	mA	DC to 1 MHz logic signal frequency
10 Mbps						
V <sub>DD1</sub> Supply Current	IDD1 (10)		2.2	3.4	mA	5 MHz logic signal frequency
V <sub>DD2</sub> Supply Current	IDD2 (10)		0.7	1.1	mA	5 MHz logic signal frequency
Input Currents	IIA, IIB	-10	+0.01	+10	μA	$0 \text{ V} \leq V_{\text{IA}}, V_{\text{IB}}, \leq V_{\text{DD1}}$
Logic High Input Threshold	VIH	$0.7 \times V_{DD1}$			V	
Logic Low Input Threshold	VIL			$0.3 \times V_{DD1}$	V	
Logic High Output Voltages	$V_{OAH}$ , $V_{OBH}$	$V_{DD2} - 0.1$	3.0		V	$I_{Ox} = -20 \ \mu A, V_{Ix} = V_{IxH}$
		$V_{DD2} - 0.5$	2.8		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	$V_{OAL}, V_{OBL}$		0.0	0.1	V	$I_{Ox} = 20 \ \mu A, V_{Ix} = V_{IxL}$
			0.04	0.1	V	$I_{Ox} = 400 \ \mu A$ , $V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
Minimum Pulse Width <sup>2</sup>	PW			100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>3</sup>		10			Mbps	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>4</sup>	tphl, tplh	20		60	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			22	ns	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>6</sup>	<b>t</b> pskcd			3	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>6</sup>	<b>t</b> pskod			22	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		3.0		ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Common-Mode Transient Immunity at Logic High Output <sup>7</sup>	CM <sub>H</sub>	25	35		kV/µs	$V_{lx} = V_{DD1}, V_{CM} = 1000 V,$ transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>7</sup>	CM∟	25	35		kV/μs	$V_{lx} = 0 V$ , $V_{CM} = 1000 V$ , transient magnitude = 800 V
Refresh Rate	f <sub>r</sub>		1.1		Mbps	
Input Dynamic Supply Current, per Channel <sup>8</sup>	Iddi (d)		0.10		mA/Mbps	
Output Dynamic Supply Current, per Channel <sup>8</sup>	Iddo (d)		0.03		mA/Mbps	

<sup>1</sup> The supply current values are for both channels combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 4 through Figure 6 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 7 and Figure 8 for total  $V_{DD1}$  and  $V_{DD2}$  supply currents as a function of data rate.

<sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>3</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed. <sup>4</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the  $V_{ix}$  signal to the 50% level of the rising edge of the  $V_{0x}$  signal.

<sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>6</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $^{7}$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>8</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 4 through Figure 6 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

### **ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V OPERATION**

5 V/3 V operation:  $4.5 \text{ V} \le \text{V}_{\text{DD1}} \le 5.5 \text{ V}$ ,  $2.7 \text{ V} \le \text{V}_{\text{DD2}} \le 3.6 \text{ V}$ . 3 V/5 V operation:  $2.7 \text{ V} \le \text{V}_{\text{DD1}} \le 3.6 \text{ V}$ ,  $4.5 \text{ V} \le \text{V}_{\text{DD2}} \le 5.5 \text{ V}$ . All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at  $T_A = 25^{\circ}\text{C}$ ;  $V_{\text{DD1}} = 3.0 \text{ V}$ ,  $V_{\text{DD2}} = 5.0 \text{ V}$ ; or  $V_{\text{DD1}} = 5.0 \text{ V}$ ,  $V_{\text{DD2}} = 3.0 \text{ V}$ . All voltages are relative to their respective ground.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, per Channel, Quiescent	I <sub>DDI (Q)</sub>				mA	
5 V/3 V Operation			0.50	0.6	mA	
3 V/5 V Operation			0.26	0.35	mA	
Output Supply Current, per Channel, Quiescent	I <sub>DDO (Q)</sub>				mA	
5 V/3 V Operation			0.11	0.20	mA	
3 V/5 V Operation			0.19	0.25	mA	
Total Supply Current, Two Channels <sup>1</sup>						
DC to 2 Mbps						
VDD1 Supply Current	IDD1 (Q)					
5 V/3 V Operation			1.1	1.4	mA	DC to 1 MHz logic signal frequence
3 V/5 V Operation			0.6	1.0	mA	DC to 1 MHz logic signal frequence
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>					
5 V/3 V Operation			0.2	0.6	mA	DC to 1 MHz logic signal frequence
3 V/5 V Operation			0.5	0.8	mA	DC to 1 MHz logic signal frequence
10 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>					
5 V/3 V Operation			4.3	5.5	mA	5 MHz logic signal frequency
3 V/5 V Operation			2.2	3.4	mA	5 MHz logic signal frequency
V <sub>DD2</sub> Supply Current	DD2 (10)					
5 V/3 V Operation			0.7	1.1	mA	5 MHz logic signal frequency
3 V/5 V Operation			1.3	2.0	mA	5 MHz logic signal frequency
Input Currents	I <sub>IA</sub> , I <sub>IB</sub>	-10	+0.01	+10	μA	$0 V \leq V_{IA}, V_{IB} \leq V_{DD1}$
Logic High Input Threshold	VIH	$0.7 \times V_{DD1}$			V	
Logic Low Input Threshold	VIL			$0.3 \times V_{DD1}$	V	
Logic High Output Voltages	Voah, Vobh	V <sub>DD2</sub> - 0.1	V <sub>DD2</sub>		v	$I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$
		V <sub>DD2</sub> - 0.5	V <sub>DD2</sub> -0.2		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	VOAL, VOBL		0.0	0.1	V	$I_{Ox} = 20 \ \mu A$ , $V_{Ix} = V_{IxL}$
			0.04	0.1	V	$I_{0x} = 400 \ \mu A, V_{1x} = V_{1xL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
Minimum Pulse Width <sup>2</sup>	PW			100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>3</sup>		10			Mbps	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>4</sup>	tphl, tplh	15		55	ns	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			22	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>6</sup>	<b>t</b> pskcd			3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>6</sup>	t <sub>PSKOD</sub>			22	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>					$C_L = 15 \text{ pF}$ , CMOS signal levels
5 V/3 V Operation			3.0		ns	-
3 V/5 V Operation			2.5		ns	

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Common-Mode Transient Immunity at Logic High Output <sup>7</sup>	CM <sub>H</sub>	25	35		kV/µs	$V_{lx} = V_{DD1}, V_{CM} = 1000 V,$ transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>7</sup>	CM∟	25	35		kV/µs	$V_{lx} = 0 V$ , $V_{CM} = 1000 V$ , transient magnitude = 800 V
Refresh Rate	fr					
5 V/3 V Operation			1.2		Mbps	
3 V/5 V Operation			1.1		Mbps	
Input Dynamic Supply Current, per Channel <sup>8</sup>	I <sub>DDI (D)</sub>					
5 V/3 V Operation			0.19		mA/Mbps	
3 V/5 V Operation			0.10		mA/Mbps	
Output Dynamic Supply Current, per Channel <sup>8</sup>	I <sub>DDO (D)</sub>					
5 V/3 V Operation			0.03		mA/Mbps	
3 V/5 V Operation			0.05		mA/Mbps	

<sup>1</sup> The supply current values are for both channels combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 4 through Figure 6 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 7 and Figure 8 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate.

<sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>3</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>4</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>ix</sub> signal to the 50% level of the rising edge of the V<sub>ox</sub> signal.

<sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>6</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $^{7}$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>8</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 4 through Figure 6 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

### **PACKAGE CHARACTERISTICS**

#### Table 4.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input-to-Output) <sup>1</sup>	RI-O		10 <sup>12</sup>		Ω	
Capacitance (Input-to-Output) <sup>1</sup>	CI-O		1.0		рF	f = 1 MHz
Input Capacitance <sup>2</sup>	Ci		4.0		рF	
IC Junction-to-Case Thermal Resistance						
Side 1	θιςι		46		°C/W	Thermocouple located at center of package underside
Side 2	θ <sub>JCO</sub>		41		°C/W	

<sup>1</sup> The device is considered a 2-terminal device; Pin 1 through Pin 4 are shorted together, and Pin 5 through Pin 8 are shorted together.

<sup>2</sup> Input capacitance is from any input data pin to ground.

### **REGULATORY INFORMATION**

The ADuM1210 is approved by the organizations listed in Table 5. See Table 10 and the Insulation Lifetime section for recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Ta	ble	e 5.
----	-----	------

Tuble 5.		
UL	CSA	VDE
Recognized Under 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 <sup>2</sup>
Single/Basic 2500 V rms Isolation Voltage	Basic insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms (566 peak) maximum working voltage Functional insulation per CSA 60950-1-03 and IEC 60950-1, 800 V rms (1131 V peak) maximum working voltage	Reinforced insulation, 560 V peak
File E214100	File 205078	File 2471900-4880-0001

<sup>1</sup> In accordance with UL 1577, each ADuM1210 is proof-tested by applying an insulation test voltage ≥ 3000 V rms for 1 second (current leakage detection limit = 5 µA).
<sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM1210 is proof-tested by applying an insulation test voltage ≥1050 V peak for 1 second (partial discharge detection limit = 5 µC). The asterisk (\*) marked on the component designates DIN V VDE V 0884-10 approval.

### INSULATION AND SAFETY-RELATED SPECIFICATIONS

#### Table 6.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	4.90 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	4.01 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

### DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 INSULATION CHARACTERISTICS

This isolator is suitable for reinforced isolation within the safety limit data only. Maintenance of the safety data is ensured by protective circuits. Note that the asterisk (\*) marked on the package denotes DIN V VDE V 0884-10 approval for a 560 V peak working voltage.

Description	Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage $\leq 150$ V rms			l to IV	
For Rated Mains Voltage $\leq$ 300 V rms			l to III	
For Rated Mains Voltage $\leq$ 400 V rms			l to ll	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		VIORM	560	V peak
Input-to-Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{PR}$ , 100% production test, $t_m = 1$ sec, partial discharge < 5 pC	V <sub>PR</sub>	1050	V peak
Input-to-Output Test Voltage, Method A	$V_{IORM} \times 1.6 = V_{PR}$ , $t_m = 60$ sec, partial discharge < 5 pC	VPR		
After Environmental Tests Subgroup 1			896	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{PR}$ , t <sub>m</sub> = 60 sec, partial discharge < 5 pC		672	V peak
Highest Allowable Overvoltage	Transient overvoltage, $t_{TR} = 10$ seconds	VTR	4000	V peak
Safety-Limiting Values	Maximum value allowed in the event of a failure; see Figure 2			
Case Temperature		Ts	150	°C
Side 1 Current		I <sub>S1</sub>	160	mA
Side 2 Current		I <sub>S2</sub>	170	mA
Insulation Resistance at Ts	$V_{IO} = 500 \text{ V}$	Rs	>109	Ω




Figure 2. Thermal Derating Curve, Dependence of Safety Limiting Values on Case Temperature, per DIN V VDE V 0884-10

### **RECOMMENDED OPERATING CONDITIONS**

### Table 8.

Parameter	Symbol	Min	Мах	Unit
Operating Temperature	TA	-40	+105	°C
Supply Voltages <sup>1</sup>	V <sub>DD1</sub> , V <sub>DD2</sub>	2.7	5.5	V
Input Signal Rise and Fall Times			1.0	ms

<sup>1</sup> All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Table 9.

1 4010 71	
Parameter	Rating
Storage Temperature (T <sub>sT</sub> ) Range	-55°C to +150°C
Ambient Operating Temperature (T <sub>A</sub> ) Range	–40°C to +105°C
Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> ) <sup>1</sup>	–0.5 V to +7.0 V
Input Voltage (V <sub>IA</sub> , V <sub>IB</sub> ) <sup>1</sup>	-0.5 V to V <sub>DDI</sub> +0.5 V
Output Voltage (V <sub>OA</sub> , V <sub>OB</sub> ) <sup>1</sup>	-0.5 V to V <sub>DDO</sub> $+0.5$ V
Average Output Current, Per Pin $(I_0)^2$	–35 mA to +35 mA
Common-Mode Transients $(CM_L, CM_H)^3$	–100 kV/µs to +100 kV/µs

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> See Figure 2 for maximum rated current values for various temperatures.
 <sup>3</sup> Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum rating may cause latch-up or permanent damage.

#### Table 10. Maximum Continuous Working Voltage<sup>1</sup>

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress

rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 10. Maximum Continuous Working Voltage						
Parameter	Max	Unit	Constraint			
AC Voltage, Bipolar Waveform	565	V peak	50-year minimum lifetime			
AC Voltage, Unipolar Waveform						
Functional Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1			
Basic Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10			
DC Voltage						
Functional Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1			
Basic Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10			

<sup>1</sup> Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

# **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



#### Figure 3. Pin Configuration

	Tuble 11.1 III Tubleton Descriptions						
Pin No.	Mnemonic	Description					
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.					
2	VIA	Logic Input A.					
3	V <sub>IB</sub>	Logic Input B.					
4	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.					
5	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.					
6	V <sub>OB</sub>	Logic Output B.					
7	VOA	Logic Output A.					
8	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.					

#### Table 11. Pin Function Descriptions

#### Table 12. ADuM1210 Truth Table (Positive Logic)

VIA Input	V <sub>IB</sub> Input	V <sub>DD1</sub> State	V <sub>DD2</sub> State	Voa Output	Vob Output	Description
Н	Н	Powered	Powered	Н	Н	
L	L	Powered	Powered	L	L	
Н	L	Powered	Powered	н	L	
L	н	Powered	Powered	L	н	
Х	х	Unpowered	Powered	L	L	Outputs return to the input state within 1 $\mu s$ of $V_{\text{DDI}}$ power restoration.
Х	х	Powered	Unpowered	Indeterminate	Indeterminate	Outputs return to the input state within 1 $\mu s$ of $V_{\text{DDO}}$ power restoration.

## **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 5. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)




Figure 6. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)




Figure 7. Typical V<sub>DD1</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 8. Typical V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation

### APPLICATIONS INFORMATION PC BOARD LAYOUT

The ADuM1210 digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins. The capacitor value should be between 0.01  $\mu$ F and 0.1  $\mu$ F. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm.

### **PROPAGATION DELAY-RELATED PARAMETERS**

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to a logic high output.




Figure 9. Propagation Delay Parameters

Pulse width distortion is the maximum difference between the two propagation delay values and is an indication of how accurately the input signal's timing is preserved.

Channel-to-channel matching refers to the maximum amount that the propagation delay differs between channels within a single ADuM1210 component.

Propagation delay skew refers to the maximum amount that the propagation delay differs between multiple ADuM120x components operating under the same conditions.

### DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is therefore either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions of more than ~1 µs at the input, a periodic set of refresh pulses indicative of the correct input state is sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than about 5 µs, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 12) by the watchdog timer circuit.

The ADuM1210 is extremely immune to external magnetic fields. The limitation on the ADuM1210 magnetic field immunity is set by the condition in which induced voltage in the transformer's receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM1210 is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by


$$V = (-d\beta / dt) \sum \pi r_n^2; n = 1, 2, ..., N$$

where:

 $\beta$  is the magnetic flux density (gauss).


 $r_n$  is the radius of the nth turn in the receiving coil (cm).  ${\it N}$  is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM1210 and an imposed requirement that the induced voltage be at most 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 10.



For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurred during a transmitted pulse (and had the worst-case polarity), it would reduce the received pulse from >1.0 V to 0.75 V, still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM1210 transformers. Figure 11 expresses these allowable current magnitudes as a function of frequency for selected distances. As seen in Figure 11, the ADuM1210 is extremely immune and can be affected only by extremely large currents operated at high frequency and very close to the component. For the 1 MHz example, a 0.5 kA current would have to be placed 5 mm away from the ADuM1210 to affect the component's operation.



Note that, at combinations of strong magnetic fields and high frequencies, any loops formed by printed circuit board traces can induce sufficiently large error voltages to trigger the threshold of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

### **POWER CONSUMPTION**

The supply current at a given channel of the ADuM1210 isolator is a function of the supply voltage, the channel data rate, and the channel output load.

For each input channel, the supply current is given by

$$\begin{split} I_{DDI} &= I_{DDI(Q)} & f \leq 0.5f_{\rm f} \\ I_{DDI} &= I_{DDI(D)} \times (2f - f_{\rm f}) + I_{DDI(Q)} & f > 0.5f_{\rm f} \end{split}$$

for each output channel, the supply current is given by

$$\begin{split} I_{DDO} &= I_{DDO (Q)} & f \leq 0.5 f_r \\ I_{DDO} &= (I_{DDO (D)} + (0.5 \times 10^{-3}) \times C_L V_{DDO}) \times (2f - f_r) + I_{DDO (Q)} \\ f > 0.5 f_r \end{split}$$

where:

*I*<sub>DDI (D)</sub>, *I*<sub>DDO (D)</sub> are the input and output dynamic supply currents per channel (mA/Mbps).

 $C_L$  is the output load capacitance (pF).

 $V_{DDO}$  is the output supply voltage (V).

*f* is the input logic signal frequency (MHz, half the input data rate, NRZ signaling).

*f*<sup>*r*</sup> is the input stage refresh rate (Mbps).

 $I_{DDI(Q)}$ ,  $I_{DDO(Q)}$  are the specified input and output quiescent supply currents (mA).

To calculate the total  $I_{DD1}$  and  $I_{DD2}$  supply current, the supply currents for each input and output channel corresponding to  $I_{DD1}$  and  $I_{DD2}$  are calculated and totaled. Figure 4 and Figure 5 show per-channel supply currents as a function of data rate for an unloaded output condition. Figure 6 shows per-channel supply current as a function of data rate for a 15 pF output condition. Figure 7 and Figure 8 show total  $V_{DD1}$  and  $V_{DD2}$  supply current as a function of data rate.

### **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM1210.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 10 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM1210 depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 12, Figure 13, and Figure 14 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines the Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 10 can be applied while maintaining the 50-year minimum lifetime provided the voltage conforms to either the unipolar ac or dc voltage case. Any crossinsulation voltage waveform that does not conform to Figure 13 or Figure 14 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 10.

Note that the voltage presented in Figure 13 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.

#### RATED PEAK VOLTAGE





Figure 14. DC Waveform

# **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MS-012-A A CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

012407-A

Figure 15. 8-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-8) Dimensions shown in millimeters and (inches)

### **ORDERING GUIDE**

Model	Number of Inputs, V <sub>DD1</sub> Side	Number of Inputs, V <sub>DD2</sub> Side	Maximum Data Rate	Maximum Propagation Delay, 5 V	Maximum Pulse Width Distortion	Temperature Range	Package Description	Package Option
ADuM1210BRZ <sup>1</sup>	2	0	10 Mbps	50 ns	3 ns	-40°C to +105°C	8-Lead SOIC_N	R-8
ADuM1210BRZ-RL7 <sup>1</sup>	2	0	10 Mbps	50 ns	3 ns	-40°C to +105°C	8-Lead SOIC_N	R-8

 $^{1}$  Z = RoHS Compliant Part.

# NOTES

# NOTES

# NOTES

