

**ANALOG DEVICES** 



# Hot Swappable Dual I<sup>2</sup>C Isolators ADuM1250/ADuM1251

### FEATURES

Bidirectional I<sup>2</sup>C communication Open-drain interfaces Suitable for hot swap applications 30 mA current sink capability 1000 kHz operation 3.0 V to 5.5 V supply/logic levels 8-lead SOIC lead-free package High temperature operation: 105°C Safety and regulatory approvals UL recognition 2500 V rms for 1 minute per UL 1577 CSA Component Acceptance Notice #5A (pending) VDE Certificate of Conformity (pending) DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01 DIN EN 60950 (VDE 0805): 2001-12; DIN EN 60950: 2000 V<sub>IORM</sub> = 560 V peak

### FUNCTIONAL BLOCK DIAGRAMS




Figure 1. ADuM1250 Functional Block Diagram




Figure 2. ADuM1251 Functional Block Diagram

#### APPLICATIONS

Isolated I<sup>2</sup>C, SMBus, or PMBus interfaces Multilevel I<sup>2</sup>C interfaces Power supplies Networking Power-over-Ethernet

### **GENERAL DESCRIPTION**

The ADuM1250/ADuM1251<sup>1</sup> are hot swappable digital isolators with non latching bidirectional communication channels compatible with I<sup>2</sup>C interfaces. This eliminates the need for splitting I<sup>2</sup>C signals into separate transmit and receive signals for use with standalone optocouplers.

The ADuM1250 provides two bidirectional channels supporting a complete isolated I<sup>2</sup>C interface. The ADuM1251 provides one bidirectional channel and one unidirectional channel for those applications where a bidirectional clock is not required. Both the ADuM1250 and ADuM1251 contain hot swap circuitry to prevent glitching data when an unpowered card is inserted onto an active bus.

These isolators are based on *i*Coupler<sup>®</sup> chip scale transformer technology from Analog Devices, Inc. *i*Coupler is a magnetic isolation technology with functional, performance, size, and power consumption advantages as compared to optocouplers. With the ADuM1250/ADuM1251, *i*Coupler channels can be integrated with semiconductor circuitry, which enables a complete isolated I<sup>2</sup>C interface to be provided in a small form factor.

<sup>1</sup> Protected by U.S. Patents 5,952,849 and 6,873,065. Other patents pending.

Information functions and by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other hights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# TABLE OF CONTENTS

Features 1
Applications1
Functional Block Diagrams1
General Description
Revision History
Specifications
Electrical Characteristics
Package Characteristics5
Regulatory Information5
Insulation and Safety-Related Specifications5
DIN EN 60747-5-2 (VDE 0884 Part 2) Insulation
Characteristics
Recommended Operating Conditions

Absolute Maximum Ratings	7
ESD Caution	7
Pin Configuration and Function Descriptions	8
Test Conditions	9
Application Notes	10
Functional Description	10
Startup	10
Typical Application Diagram	11
Magnetic Field Immunity	11
Outline Dimensions	12
Ordering Guide	12

### **REVISION HISTORY**

10/06—Revision 0: Initial Version 0

### **SPECIFICATIONS**

### **ELECTRICAL CHARACTERISTICS**

#### **DC** Specifications

All voltages are relative to their respective ground. All min/max specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = 5$  V, and  $V_{DD2} = 5$  V, unless otherwise noted.

Table 1.	1					
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
ADuM1250						
Input Supply Current, Side 1, 5 V	I <sub>DD1</sub>		2.8	5.0	mA	$V_{DD1} = 5 V$
Input Supply Current, Side 2, 5 V	I <sub>DD2</sub>		2.7	5.0	mA	$V_{DD2} = 5 V$
Input Supply Current, Side 1, 3.3 V	I <sub>DD1</sub>		1.9	3.0	mA	$V_{DD1} = 3.3 V$
Input Supply Current, Side 2, 3.3 V	I <sub>DD2</sub>		1.7	3.0	mA	$V_{DD2} = 3.3 V$
ADuM1251						
Input Supply Current, Side 1, 5 V	I <sub>DD1</sub>		2.8	6.0	mA	$V_{DD1} = 5 V$
Input Supply Current, Side 2, 5 V	I <sub>DD2</sub>		2.5	4.7	mA	$V_{DD2} = 5 V$
Input Supply Current, Side 1, 3.3 V	I <sub>DD1</sub>		1.8	3.0	mA	$V_{DD1} = 3.3 V$
Input Supply Current, Side 2, 3.3V	I <sub>DD2</sub>		1.6	2.8	mA	$V_{DD2} = 3.3 V$
LEAKAGE CURRENTS	I <sub>SDA1</sub> , I <sub>SDA2</sub> , I <sub>SCL1</sub> ,		0.01	10	μΑ	$V_{SDA1} = V_{DD1}, V_{SDA2} = V_{DD2},$
	I <sub>SCL2</sub>					$V_{SCL1} = V_{DD1}, V_{SCL2} = V_{DD2}$
SIDE 1 LOGIC LEVELS						
Logic Input Threshold <sup>1</sup>	VSDA1T, VSCL1T	500		700	mV	
Logic Low Output Voltages	VSDA10L, VSCL10L	600		900	mV	$I_{SDA1} = I_{SCL1} = 3.0 \text{ mA}$
		600		850	mV	$I_{SDA1} = I_{SCL1} = 0.5 \text{ mA}$
Input/Output Logic Low Level Difference <sup>2</sup>	$\Delta V_{SDA1}, \Delta V_{SCL1}$	50			mV	
SIDE 2 LOGIC LEVELS						
Logic Low Input Voltage	V <sub>SDA2IL</sub> , V <sub>SCL2IL</sub>			0.3 V <sub>DD2</sub>	V	
Logic High Input Voltage	Vsda2ih, Vscl2ih	0.7 V <sub>DD2</sub>			V	
Logic Low Output Voltage	VSDA20L, VSCL20L			400	mV	$I_{SDA2} = I_{SCL2} = 30 \text{ mA}$

 $^1$  V  $_{IL}$  < 0.5 V, V  $_{IH}$  > 0.7 V.

<sup>2</sup>  $\Delta V_{51} = V_{510L} - V_{517}$ . This is the minimum difference between the output logic low level and the input logic threshold within a given component. This ensures that there is no possibility of the part latching up the bus to which it is connected.

#### **AC Specifications**

All voltages are relative to their respective ground. All min/max specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = 5$  V, and  $V_{DD2} = 5$  V, unless otherwise noted. Refer to Figure 5.

Table 2.						
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
MAXIMUM FREQUENCY		1000			kHz	
OUTPUT FALL TIME						
5 V Operation						$\begin{array}{l} 4.5 \ V \leq V_{DD1}, V_{DD2} \leq 5.5 \ V, \ C_{L1} = 40 \ pF, \ R1 = 1.6 \ k\Omega, \\ C_{L2} = 400 \ pF, \ R2 = 180 \ \Omega \end{array}$
Side 1 Output (0.9 V <sub>DD1</sub> to 0.9 V)	t <sub>f1</sub>	13	26	120	ns	
Side 2 Output (0.9 V <sub>DD2</sub> to 0.1 V <sub>DD2</sub> )	t <sub>f2</sub>	32	52	120	ns	
3 V Operation						$\begin{array}{l} 3.0 \ V \leq V_{DD1}, V_{DD2} \leq 3.6 \ V, \ C_{L1} = 40 \ pF, \ R1 = 1.0 \ k\Omega, \\ C_{L2} = 400 \ pF, \ R2 = 120 \ \Omega \end{array}$
Side 1 Output (0.9 V <sub>DD1</sub> to 0.9 V)	t <sub>f1</sub>	13	32	120	ns	
Side 2 Output (0.9 $V_{DD2}$ to 0.1 $V_{DD2}$ )	t <sub>f2</sub>	32	61	120	ns	
PROPAGATION DELAY						
5 V Operation						$\begin{array}{l} 4.5 \leq V_{DD1}, V_{DD2} \leq 5.5 \ V, \\ C_{L1} = C_{L2} = 0,  R1 = 1.6 \ k\Omega,  R2 = 180 \ \Omega \end{array}$
Side 1-to-Side 2, Rising Edge <sup>1</sup>	t <sub>PLH12</sub>		95	130	ns	
Side 1-to-Side 2, Falling Edge <sup>2</sup>	t <sub>PHL12</sub>		162	275	ns	
Side 2-to-Side 1, Rising Edge <sup>3</sup>	t <sub>PLH21</sub>		31	70	ns	
Side 2-to-Side 1, Falling Edge <sup>4</sup>	t <sub>PHL21</sub>		85	155	ns	
3 V Operation						$\begin{array}{l} 3.0 \ V \leq V_{DD1}, V_{DD2} \leq 3.6 \ V, \\ C_{L1} = C_{L2} = 0, \ R1 = 1.0 \ k\Omega, \ R2 = 120 \ \Omega \end{array}$
Side 1-to-Side 2, Rising Edge <sup>1</sup>	t <sub>PLH12</sub>		82	125	ns	
Side 1-to-Side 2, Falling Edge <sup>2</sup>	t <sub>PHL12</sub>		196	340	ns	
Side 2-to-Side 1, Rising Edge <sup>3</sup>	t <sub>PLH21</sub>		32	75	ns	
Side 2-to-Side 1, Falling Edge <sup>4</sup>	t <sub>PHL21</sub>		110	210	ns	
PULSE WIDTH DISTORTION						
5 V Operation						$\begin{array}{l} 4.5 \ V \leq V_{DD1}, V_{DD2} \leq 5.5 \ V, \\ C_{L1} = C_{L2} = 0, \ R1 = 1.6 \ k\Omega, \ R2 = 180 \ \Omega \end{array}$
Side 1-to-Side 2,  t <sub>PLH12</sub> – t <sub>PHL12</sub>	PWD <sub>12</sub>		67	145	ns	
Side 2-to-Side 1,  t <sub>PLH21</sub> – t <sub>PHL21</sub>	PWD <sub>21</sub>		54	85	ns	
3 V Operation						$\begin{array}{l} 3.0 \ V \leq V_{DD1}, V_{DD2} \leq 3.6 \ V, \\ C_{L1} = C_{L2} = 0, \ R1 = 1.0 \ k\Omega, \ R2 = 120 \ \Omega \end{array}$
Side 1-to-Side 2,  t <sub>PLH12</sub> – t <sub>PHL12</sub>	PWD <sub>12</sub>		114	215	ns	
Side 2-to-Side 1,  t <sub>PLH21</sub> – t <sub>PHL21</sub>	PWD <sub>21</sub>		77	135	ns	
COMMON-MODE TRANSIENT IMMUNITY <sup>5</sup>	CM <sub>H</sub>  ,  CM <sub>L</sub>	25	35		kV/µs	

<sup>1</sup> t<sub>PLH12</sub> propagation delay is measured from the Side 1 input logic threshold to an output value of 0.7 V<sub>DD2</sub>.

 $^{2}$  t<sub>PHL12</sub> propagation delay is measured from the Side 1 input logic threshold to an output value of 0.4 V.  $^{3}$  t<sub>PLH21</sub> propagation delay is measured from the Side 1 input logic threshold to an output value of 0.4 V.

<sup>4</sup> t<sub>PLH21</sub> propagation delay is measured from the Side 2 input logic threshold to an output value of 0.9 V.

<sup>5</sup> CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining Vo < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

### **PACKAGE CHARACTERISTICS**

#### Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input-Output) <sup>1</sup>	RI-O		10 <sup>12</sup>		Ω	
Capacitance (Input-Output) <sup>1</sup>	CI-O		1.0		pF	f = 1 MHz
Input Capacitance	Cı		4.0		рF	
IC Junction-to-Case Thermal Resistance, Side 1	θιςι		46		°C/W	Thermocouple located at center of package underside
IC Junction-to-Case Thermal Resistance, Side 2	θιςο		41		°C/W	

<sup>1</sup> The device is considered a 2-terminal device; Pin 1 through Pin 4 are shorted together, and Pin 5 through Pin 8 are shorted together.

### **REGULATORY INFORMATION**

The ADuM1250/ADuM1251 has been approved by the following organizations:

#### Table 4.

UL	CSA (Pending)	VDE (Pending)
Recognized under 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN EN 60747-5-2 (VDE 0884 Part 2):2003-01 <sup>2</sup>
Basic insulation, 2500 V rms isolation rating	Basic insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms (560 V peak) maximum working voltage	Basic insulation,400 V rms (560 V peak) maximum working voltage
File E214100	File 205078	File 2471900-4880-0001

<sup>1</sup> In accordance with UL1577, each device is proof tested by applying an insulation test voltage  $\geq$  3000 V rms for 1 second

(current leakage detection limit = 5  $\mu$ A). <sup>2</sup> In accordance with DIN EN 60747-5-2, each device is proof tested by applying an insulation test voltage  $\geq$  1050 V peak for 1 second (partial discharge detection limit = 5 pC).

### INSULATION AND SAFETY-RELATED SPECIFICATIONS

#### Table 5.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V rms	1 minute duration
Minimum External Air Gap (Clearance)	L(I01)	4.90 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(102)	4.01 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

### DIN EN 60747-5-2 (VDE 0884 PART 2) INSULATION CHARACTERISTICS

This isolator is suitable for basic isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The \* marking on the package denotes DIN EN 60747-5-2 approval for a 560 V peak working voltage.

Description	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110			
For Rated Mains Voltage ≤ 150 V rms		l to IV	
For Rated Mains Voltage ≤ 300 V rms		l to III	
For Rated Mains Voltage ≤ 400 V rms		l to ll	
Climatic Classification		40/105/21	
Pollution Degree (DIN VDE 0110, Table 1)		2	
Maximum Working Insulation Voltage	VIORM	560	VPEAK
Input-to-Output Test Voltage, Method b1	V <sub>PR</sub>	1050	VPEAK
$V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test, $t_m = 1$ sec, Partial Discharge < 5 pC			
Input-to-Output Test Voltage, Method a	V <sub>PR</sub>		
After Environmental Tests Subgroup 1			
$V_{IORM} \times 1.6 = V_{PR}$ , $t_m = 60$ sec, Partial Discharge < 5 pC		896	VPEAK
After Input and/or Safety Test Subgroup 2/3		672	
$V_{IORM} \times 1.2 = V_{PR}$ , $t_m = 60$ sec, Partial Discharge < 5 pC			
Highest Allowable Overvoltage (Transient Overvoltage, $t_{TR} = 10$ sec)	V <sub>TR</sub>	4000	VPEAK
Safety-Limiting Values (Maximum Value Allowed in the Event of a Failure (See also Figure 3)			
Case Temperature	Ts	150	°C
Side 1 Current	I <sub>S1</sub>	160	mA
Side 2 Current	I <sub>S2</sub>	170	mA
Insulation Resistance at $T_{s_1}$ V <sub>IO</sub> = 500 V	Rs	>109	Ω




Figure 3. Thermal Derating Curve, Dependence of Safety Limiting Values on Case Temperature, per DIN EN 60747-5-2

### **RECOMMENDED OPERATING CONDITIONS**

Table	7.
1 4010	

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T <sub>A</sub>	-40	+105	°C
Supply Voltages <sup>1</sup>	V <sub>DD1</sub> , V <sub>DD2</sub>	3.0	5.5	V
Input/Output Signal Voltage	Vsda1, Vscl1, Vsda2, Vscl2		5.5	V
Capacitive Load, Side 1	CL1		40	pF
Capacitive Load, Side 2	CL2		400	pF
Static Output Loading, Side 1	I <sub>SDA1</sub> , I <sub>SCL1</sub>	0.5	3	mA
Static Output Loading, Side 2	I <sub>SDA2</sub> , I <sub>SCL2</sub>	0.5	30	mA

<sup>1</sup> All voltages are relative to their respective ground. See the Application Notes section for data on immunity to external magnetic fields.

### **ABSOLUTE MAXIMUM RATINGS**

Ambient temperature = 25°C, unless otherwise noted.

#### Table 8.

Parameter	Symbol	Min	Max	Unit			
Storage Temperature	Tst	-55	+150	°C			
Ambient Operating Temperature	T <sub>A</sub>	-40	+105	°C			
Supply Voltages <sup>1</sup>	V <sub>DD1</sub> , V <sub>DD2</sub>	-0.5	+7.0	V			
Input/Output Voltage <sup>1</sup> , Side 1	V <sub>SDA1</sub> , V <sub>SCL1</sub>	-0.5	V <sub>DD1</sub> + 0.5	V			
Input/Output Voltage <sup>1</sup> , Side 2	V <sub>SDA2</sub> , V <sub>SCL2</sub>	-0.5	V <sub>DD2</sub> + 0.5	V			
Average Output Current, per Pin2	lo			mA			
Common-Mode Transients <sup>3</sup>		-100	+100	kV/µs			

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> See Figure 3 for maximum rated current values for various temperatures.

<sup>3</sup> Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum rating may cause latchup or permanent damage. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**




Figure 4. ADuM1250/ADuM1251 Pin Configuration


Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Supply Voltage, 3.0 V to 5.5 V.
2	SDA <sub>1</sub>	Data Input/Output, Side 1.
3	SCL <sub>1</sub>	Clock Input/Output, Side 1.
4	GND <sub>1</sub>	Ground 1. Ground reference for isolator Side 1.
5	GND <sub>2</sub>	Ground 2. Isolated ground reference for isolator Side 2.
6	SCL <sub>2</sub>	Clock Input/Output, Side 2.
7	SDA <sub>2</sub>	Data Input/Output, Side 2.
8	V <sub>DD2</sub>	Supply Voltage, 3.0 V to 5.5 V.

#### Table 9. ADuM1250 Pin Function Descriptions

#### Table 10. ADuM1251 Pin Function Descriptions

Pin No.	Mnemonic	Description		
1	V <sub>DD1</sub>	Supply Voltage, 3.0 V to 5.5 V.		
2	SDA <sub>1</sub>	Data Input/Output, Side 1.		
3	SCL <sub>1</sub>	Clock Input, Side 1.		
4	GND1	Ground 1. Ground reference for isolator Side 1.		
5	GND <sub>2</sub>	Ground 2. Isolated ground reference for isolator Side 2.		
6	SCL <sub>2</sub>	Clock Output, Side 2.		
7	SDA <sub>2</sub>	Data Input/Output, Side 2.		
8	V <sub>DD2</sub>	Supply Voltage, 3.0 V to 5.5 V.		

# **TEST CONDITIONS**



### **APPLICATION NOTES** FUNCTIONAL DESCRIPTION

The ADuM1250/ADuM1251 interfaces on each side to a bidirectional I<sup>2</sup>C signal. Internally, the I<sup>2</sup>C interface is split into two unidirectional channels communicating in opposing directions via a dedicated *i*Coupler isolation channel for each. One channel (the bottom channel of each channel pair shown in Figure 6) senses the voltage state of the Side 1 I<sup>2</sup>C pin and transmits its state to its respective Side 2 I<sup>2</sup>C pin.

Both the Side 1 and the Side 2 I<sup>2</sup>C pins are designed to interface to an I<sup>2</sup>C bus operating in the 3.0 V to 5.5 V range. A logic low on either causes the opposite pin to be pulled low enough to comply with the logic low threshold requirements of other I<sup>2</sup>C devices on the bus. Avoidance of I<sup>2</sup>C bus contention is ensured by an input low threshold at SDA<sub>1</sub> or SCL<sub>1</sub> guaranteed to be at least 50 mV less than the output low signal at the same pin. This prevents an output logic low at Side 1 being transmitted back to Side 2 and pulling down the I<sup>2</sup>C bus.

Since the Side 2 logic levels/thresholds are standard I<sup>2</sup>C values, multiple ADuM1250/ADuM1251 devices connected to a bus by their Side 2 pins can communicate with each other and with other devices having I<sup>2</sup>C compatibility<sup>1</sup>.

However, since the Side 1 pin has a modified output level/input threshold, this side of the ADuM1250/ADuM1251 can only communicate with devices conforming to the I<sup>2</sup>C standard. In other words, Side 2 of the ADuM1250/ADuM1251 is I<sup>2</sup>C-compliant while Side 1 is only I<sup>2</sup>C-compatible.

The output logic low levels are independent of the  $V_{\rm DD1}$  and  $V_{\rm DD2}$  voltages. The input logic low threshold at Side 1 is also independent of  $V_{\rm DD1}$ . However, the input logic low threshold at Side 2 is designed to be at 0.3  $V_{\rm DD2}$ , consistent with  $I^2C$  requirements. The Side 1 and Side 2 pins have open-collector outputs whose high levels are set via pull-up resistors to their respective supply voltages.




Figure 6. ADuM1250 Block Diagram

<sup>1</sup> Here a distinction is made between I<sup>2</sup>C compatibility and I<sup>2</sup>C compliance. I<sup>2</sup>C compatibility refers to situations in which a component's logic levels do not necessarily meet the requirements of the I<sup>2</sup>C specification but still allow the component to communication with an I<sup>2</sup>C-compliant device. I<sup>2</sup>C compliance refers to situations in which a component's logic levels meet the requirements of the I<sup>2</sup>C specification.

### STARTUP

Both the  $V_{DD1}$  and  $V_{DD2}$  supplies have an under voltage lockout feature to prevent the signal channels from operating unless certain criteria are met. This avoids the possibility of input logic low signals from pulling down the I<sup>2</sup>C bus inadvertently during power-up/power-down.

The two criteria that must be met in order for the signal channels to be enabled are as follows:

- Both supplies must be at least 2.5 V.
- At least 40 µs must elapse after both supplies exceeded the internal startup threshold of 2.0 V.

Until both of these criteria are met for both supplies, the ADuM1250/ADuM1251 outputs are pulled high, ensuring a startup that avoids any disturbances on the bus. Figure 7 and Figure 8 illustrate the supply conditions for fast and slow input supply slew rates.




Figure 7. Start-Up Condition, Supply Slew Rate >12.5 V/ms




Figure 8. Start-Up Condition, Supply Slew Rate <12.5 V/ms

#### **TYPICAL APPLICATION DIAGRAM**




Figure 9. Typical Isolated I<sup>2</sup>C Interface using ADuM1250

#### **MAGNETIC FIELD IMMUNITY**

The ADuM1250 is extremely immune to external magnetic fields. The limitation on the ADuM1250's magnetic field immunity is set by the condition in which induced voltage in the transformer's receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADuM1250 is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

 $V = (-d\beta / dt) \sum \prod r_n^2; n = 1, 2, ...N$ 


where:

 $\beta$  is the magnetic flux density (gauss).

*N* is the number of turns in the receiving coil.

 $r_n$  is the radius of the nth turn in the receiving coil (cm).


Given the geometry of the receiving coil in the ADuM1250 and an imposed requirement that the induced voltage is at most 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 10.



### ADuM1250/ADuM1251


For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (with the worst-case polarity), it reduces the received pulse from > 1.0 V to 0.75 V. Note that this is still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM1250 transformers. Figure 11 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 11, the ADuM1250 is extremely immune and can be affected only by extremely large currents operated at high frequency and very close to the component. For the 1 MHz example, one would have to place a 0.5 kA current 5 mm away from the ADuM1250 to affect the component's operation.



Note that at combinations of strong magnetic fields and high frequencies, any loops formed by printed circuit board traces could induce sufficiently large error voltages to trigger the threshold of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

# **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS M3-012-AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. Figure 12. 8-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-8)

#### Dimensions shown in millimeters (inches)

#### **ORDERING GUIDE**

Model	Number of Inputs, V <sub>DD1</sub> Side	Number of Inputs, V <sub>DD2</sub> Side	Maximum Data Rate (Mbps)	Maximum Propagation Delay (ns)	Temperature Range	Package Description	Package Option
ADuM1250ARZ <sup>1</sup>	2	2	1	150	-40°C to +105°C	8-Lead SOIC_N	R-8
ADuM1250ARZ-RL7 <sup>1</sup>	2	2	1	150	-40°C to +105°C	8-Lead SOIC_N	R-8
ADuM1251ARZ <sup>1</sup>	2	1	1	150	-40°C to +105°C	8-Lead SOIC_N	R-8
ADuM1251ARZ-RL7 <sup>1</sup>	2	1	1	150	-40°C to +105°C	8-Lead SOIC_N	R-8

 $^{1}$  Z = Pb-free part.

